Design and Implementation of an Inverse Multiplexing Chip for ATM
碩士 === 國立臺灣大學 === 電機工程學研究所 === 87 === This thesis describes the design and implementation of a chip that sits between an ATM Layer device and multiple Physical (PHY) Layer devices to allow the transport of a single ATM stream onto multiple, independent lower speed ATM streams....
Main Authors: | Chiu Fu Hsuan, 邱富萱 |
---|---|
Other Authors: | Sy-Yen Kuo |
Format: | Others |
Language: | en_US |
Published: |
1999
|
Online Access: | http://ndltd.ncl.edu.tw/handle/74150933598982850119 |
Similar Items
-
Inverse Multiplexing for ATM
by: Wei-quo Lin, et al.
Published: (2001) -
Inverse Multiplexing for ATM Hardware Design
by: W.U.Lin, et al.
Published: (2001) -
Chip Design of Interleaved Round-Robin Scheduling for ATM Multiplexer
by: Tsai, Jiann-Shyan, et al.
Published: (1997) -
Design of an ATM Chip with IRR Scheduling
by: Chih-Yang Chiu, et al.
Published: (2000) -
Interface Chip Design and Implementation for an ATM Switch
by: Ta-Wei Chang, et al.
Published: (2000)