Operation Scheduling Taking into Account SDRAM Characteristics

Operation Scheduling Taking into Account SDRAM Characteristics

碩士 === 國立清華大學 === 資訊工程學系 === 87 === Multimedia, image processing and other signal processing applications often involve data stored in large arrays. Due to chip area limitation, arrays are typically assigned to off-chip memories, such as DRAM. This being the case, we try to optimize off-c...

Full description

Bibliographic Details
Main Authors:	Hong-Kai Chang, 張鴻凱
Other Authors:	Youn-Long Lin
Format:	Others
Language:	en_US
Published:	1999
Online Access:	http://ndltd.ncl.edu.tw/handle/63347297620864025308

Similar Items

The Study of DDR3 SDRAM Bus Layout
by: Szu-Kai Mei, et al.
Published: (2013)

SDRAM Controller IP Design
by: Yu-Cheng Lin, et al.
Published: (2004)

An Access Stream Reordering Chip for Maximizing SDRAM Throughput
by: Hong-Jun Chioiu, et al.
Published: (1999)

Built-In Self Test Circuit Design for SDRAM
by: Hu Wen Xuan, et al.
Published: (2000)

SDRAM Delay Fault Modeling and Performance Testing
by: Chun-Chieh Huang, et al.
Published: (2006)

SIP Design for AHB-Compitable SDRAM Controller
by: Chao-Tang Lin, et al.
Published: (2007)

A Study on SDRAM Product Burn-In Time
by: Tsu-Jung Liu, et al.
Published: (2004)

The Design and Implementation of an AXI4-Interface-Based DDR4-SDRAM Controller
by: Keng-Hua Chang, et al.
Published: (2018)

Implementation of SDRAM controller By Verilog Hardware Description Language
by: WU, TAI-YU, et al.
Published: (2015)

Использование SDRAM для синхронизированной коммутации телевизионных сигналов
by: Борис Евгеньевич Панченко, et al.
Published: (2015-07-01)

The Circuit Design & Implementation of an FPGA-Based SDRAM Controller
by: Chih-Ching Chien, et al.
Published: (2000)

The Design and Implementation of an AXI4-Compatible DDR4-SDRAM Controller
by: Hong Ming-Kong, et al.
Published: (2019)

A Comparison of current SDRAM types: SDR, DDR, and RDRAM
by: B. Klehn, et al.
Published: (2003-01-01)

Design and Implementation of a JTAG-based SDRAM Testing System
by: CHUAN-CHIEH LIN, et al.
Published: (2002)

FPGA and DDR3 SDRAM Data Bus Layout Design
by: Chien-Ting Wu, et al.
Published: (2012)

Design and Verification of the SDRAM Controller IP for Embedded System on Chip
by: Charles Chien Chih Wang, et al.
Published: (2004)

The Design and Implementation of an AXI4-Compatible DDR4-SDRAM Controller
by: YEN-LIN LUNG, et al.
Published: (2019)

THE CONTROLLER IP DESIGN OF MULTIPLE DATA ACCESS PORT FOR DDR SDRAM
by: Shun-an Hsieh, et al.
Published: (2012)

A Low-Power SDRAM Controller on an8-bit RISC CPU
by: Ning-Yaun Ker, et al.
Published: (2002)

A Low-Power SDRAM Controller on an8-bit RISC CPU
by: Ning-Yaun Ker, et al.
Published: (2002)

The Design and Implementation of an AXI3-Interface-Based DDR4-SDRAM Controller
by: Kuo-Lun Hsu, et al.
Published: (2018)

Investigation of Double Data Rate Ⅲ-SDRAM Tree Topology Layout Feasibility
by: Liu,Huang-Chu, et al.
Published: (2017)

Design of a Gigabit Router Packet Buffer using DDR SDRAM Memory
by: Ferm, Daniel
Published: (2006)

The Design and Implementation of a DDR4-SDRAM Controller Based on AHB5 Interface
by: Yu-Liang Cheng, et al.
Published: (2018)

Núcleos de interface de memória DDR SDRAM para sistemas-em-chip
by: Bonatto, Alexsandro Cristóvão
Published: (2009)

Núcleos de interface de memória DDR SDRAM para sistemas-em-chip
by: Bonatto, Alexsandro Cristóvão
Published: (2009)

Núcleos de interface de memória DDR SDRAM para sistemas-em-chip
by: Bonatto, Alexsandro Cristóvão
Published: (2009)

Proposta de uma plataforma reconfigurável para testes de módulos SDRAM DDR3
by: Lessinger, Samuel
Published: (2017)

An SoC Design Framework Integrating SDRAM Controller, SIPs, and SoC Bus Analyzer
by: Chun-Ching Wu, et al.
Published: (2009)

Operating Efficiency of International Tourist Hotels in Taiwan by Taking into Account Congestion
by: Liang, Hung-Lin, et al.
Published: (2012)

PI/SI Effects on SDRAM I/O Interface Circuits with Voltage-mode and Current-mode Transmissions
by: Chia-Hung Su, et al.
Published: (2012)

DDR SDRAM Buffer Management in Advanced TCA Based Load Balanced Birkhoff-von Neumann Switch
by: I-Fan Lin, et al.
Published: (2008)

The PI/SI Effects on Ultra High-Speed and Low Voltage SDRAM I/O Circuits with Decoupling Capacitors
by: Yu-Hsiang Lin, et al.
Published: (2009)

The Study of Optimizing Printed Circuit Board Design-A Case Study of the Circuit between North Bridge and SDRAM
by: 鄭瑞鎮
Published: (2009)

Proton and γ-ray Induced Radiation Effects on 1 Gbit LPDDR SDRAM Fabricated on Epitaxial Wafer for Space Applications
by: Mi Young Park, et al.
Published: (2016-09-01)

Optimization of Continuous Berth Scheduling by Taking into Account Double-Line Ship Mooring
by: Cheng Luo, et al.
Published: (2020-01-01)

Scheduling of building projects taking into account the time buffers determined on the basis of risk analysis
by: Mieczysław Połoński
Published: (2013-03-01)

Integrating Process Planning and Scheduling Taking into Account Multiple Objective Using Constraint Planning
by: Nahid Khorasani, et al.
Published: (2019-12-01)

Efficient LTE Uplink Scheduling by Taking into Account of Buffer Capacity and Packet Delay Budget
by: Chia Hung Lai, et al.
Published: (2014)

The optimization of cycle time and operator scheduling in digital system
by: WEI, KAI-CHENG, et al.
Published: (1989)