Architectural Support for Low_Power Microprocessor address Buses
碩士 === 國立東華大學 === 資訊工程學系 === 87 === In the past few years, all kinds of portable systems, such as cellular phones, laptop computers, personal digital assistants, and wireless communication systems etc., are getting more and more popular. Due to the popularity of portable systems as well a...
Main Authors: | Chang-Lung Wu, 吳長隆 |
---|---|
Other Authors: | Hsin-Chou Chi |
Format: | Others |
Language: | zh-TW |
Published: |
1999
|
Online Access: | http://ndltd.ncl.edu.tw/handle/84615430295414262843 |
Similar Items
-
Techniques for Designing Low-Power Address Buses of Microprocessors
by: Chung - Hao Cheng, et al.
Published: (2000) -
Memory Data Organization for Low-Energy Address Buses
by: DUTT, Nikil D., et al.
Published: (2004) -
Architecture and Compiler Support for Leakage Reduction Using Power Gating in Microprocessors
by: Roy, Soumyaroop
Published: (2010) -
Power Architectures and Design for Next Generation Microprocessors
by: Ahmed, Mohamed Hassan Abouelella
Published: (2021) -
LOW-POWER FAULT-TOLERANT MICROPROCESSOR-BASED DISTRIBUTED ARCHITECTURE FOR ON-BOARD SIGNAL PROCESSING
by: Haas, W. H., et al.
Published: (1983)