Reducing Cache Conflicts by Multi-Level Cache Partitioning and Array Elements Mapping
碩士 === 國立中央大學 === 資訊工程研究所 === 87 === This paper presents an algorithm to reduce cache conflicts and improve cache localities. The proposed algorithm analyzes the reference pattern of innermost loop, partitions the multi-level cache into several parts with...
Main Authors: | Hsi-Chiuen Chen, 陳熙君 |
---|---|
Other Authors: | Jang-Ping Sheu |
Format: | Others |
Language: | zh-TW |
Published: |
1999
|
Online Access: | http://ndltd.ncl.edu.tw/handle/57932239567867333952 |
Similar Items
-
Reducing Conflict Misses on Partition Cache
by: Hsiu-Ping Lin, et al.
Published: (2004) -
Cache Partitioning and Caching Strategies for Device-to-Device Caching Systems
by: Minjoong Rim, et al.
Published: (2021-01-01) -
Cache-Partitioning for COTS Multi-coreArchitecture
by: Konstantopoulos, Konstantinos
Published: (2017) -
Dynamic Cache Partitioning for Multi-core Systems
by: Zhang, Yang
Published: (2014) -
Improving cache Behavior in CMP architectures throug cache partitioning techniques
by: Moretó Planas, Miquel
Published: (2010)