An Application Specific Processor For Speech Coding Processing

碩士 === 國立交通大學 === 電機與控制工程系 === 87 === Speech communication is at present the most dominant and common service in telecommunication. Digital transmission of speech is more versatile, providing the opportunity of achieving costs, consistent quality, security and spectral efficiency in the s...

Full description

Bibliographic Details
Main Authors: Her-Jye Chang, 張河杰
Other Authors: Chin-Teng Lin
Format: Others
Language:en_US
Published: 1999
Online Access:http://ndltd.ncl.edu.tw/handle/40209992993082350670
id ndltd-TW-087NCTU0591013
record_format oai_dc
spelling ndltd-TW-087NCTU05910132016-07-11T04:13:50Z http://ndltd.ncl.edu.tw/handle/40209992993082350670 An Application Specific Processor For Speech Coding Processing 語音編碼專用處理器 Her-Jye Chang 張河杰 碩士 國立交通大學 電機與控制工程系 87 Speech communication is at present the most dominant and common service in telecommunication. Digital transmission of speech is more versatile, providing the opportunity of achieving costs, consistent quality, security and spectral efficiency in the systems that exploit it. Due to the increase in number of users and limited bandwidth available, the transmission bit rate of new digital speech coding techniques has dropped from 8 Kpbs (CELP), 4.8Kpbs (CS-ACELP) to 2.4 Kbps (MELP,STC). As the bit rate falling, the speech quality can only be maintained by employing very complex algorithms which are difficult to implement in real time. This thesis investigates a new application specific processor for speech coding processing. The processor is designed to process linear predictive coding and pitch estimation which are the kernels of speech coding techniques. We use hardware-software codesign methodology to optimize the processor architecture and instruction set. The processor use a four-stage pipeline to balance performance and core area. It has two memory banks for vector operation, 24-bit floating-point unit for precision, 8-bit exponent unit for large dynamic range operation and special instructions for parallel operation. Each instruction length is fixed as 16 bits. The instruction set provides 4 special addressing modes and 3-operand operations. This chip can run at 40MHz and the speed is about 4.75 times higher than that of TMS320C30. The chip is realized by using a TSMC 0.6mu 1P3M CMOS fabrication and synthesis by COMPASS cell library. The silicon area required for the core is approximately 23mm^2. This ASIC has been accepted by the National Science Council Chip Implementation Center (CIC) MPC project for fabrication in Taiwan R.O.C.. Chin-Teng Lin 林進燈 1999 學位論文 ; thesis 54 en_US
collection NDLTD
language en_US
format Others
sources NDLTD
description 碩士 === 國立交通大學 === 電機與控制工程系 === 87 === Speech communication is at present the most dominant and common service in telecommunication. Digital transmission of speech is more versatile, providing the opportunity of achieving costs, consistent quality, security and spectral efficiency in the systems that exploit it. Due to the increase in number of users and limited bandwidth available, the transmission bit rate of new digital speech coding techniques has dropped from 8 Kpbs (CELP), 4.8Kpbs (CS-ACELP) to 2.4 Kbps (MELP,STC). As the bit rate falling, the speech quality can only be maintained by employing very complex algorithms which are difficult to implement in real time. This thesis investigates a new application specific processor for speech coding processing. The processor is designed to process linear predictive coding and pitch estimation which are the kernels of speech coding techniques. We use hardware-software codesign methodology to optimize the processor architecture and instruction set. The processor use a four-stage pipeline to balance performance and core area. It has two memory banks for vector operation, 24-bit floating-point unit for precision, 8-bit exponent unit for large dynamic range operation and special instructions for parallel operation. Each instruction length is fixed as 16 bits. The instruction set provides 4 special addressing modes and 3-operand operations. This chip can run at 40MHz and the speed is about 4.75 times higher than that of TMS320C30. The chip is realized by using a TSMC 0.6mu 1P3M CMOS fabrication and synthesis by COMPASS cell library. The silicon area required for the core is approximately 23mm^2. This ASIC has been accepted by the National Science Council Chip Implementation Center (CIC) MPC project for fabrication in Taiwan R.O.C..
author2 Chin-Teng Lin
author_facet Chin-Teng Lin
Her-Jye Chang
張河杰
author Her-Jye Chang
張河杰
spellingShingle Her-Jye Chang
張河杰
An Application Specific Processor For Speech Coding Processing
author_sort Her-Jye Chang
title An Application Specific Processor For Speech Coding Processing
title_short An Application Specific Processor For Speech Coding Processing
title_full An Application Specific Processor For Speech Coding Processing
title_fullStr An Application Specific Processor For Speech Coding Processing
title_full_unstemmed An Application Specific Processor For Speech Coding Processing
title_sort application specific processor for speech coding processing
publishDate 1999
url http://ndltd.ncl.edu.tw/handle/40209992993082350670
work_keys_str_mv AT herjyechang anapplicationspecificprocessorforspeechcodingprocessing
AT zhānghéjié anapplicationspecificprocessorforspeechcodingprocessing
AT herjyechang yǔyīnbiānmǎzhuānyòngchùlǐqì
AT zhānghéjié yǔyīnbiānmǎzhuānyòngchùlǐqì
AT herjyechang applicationspecificprocessorforspeechcodingprocessing
AT zhānghéjié applicationspecificprocessorforspeechcodingprocessing
_version_ 1718343796424441856