A Comparative Study of Performance and Reliability of N- and P-channel Flash Memories

碩士 === 國立交通大學 === 電子工程系 === 87 === Recently, the flash memory has received much attention for application to the digital cameras and hand-held computers as a portable mass storage. In the past, n-channel flash cells were used in the design of flash memory products. However, the requiremen...

Full description

Bibliographic Details
Main Authors: Shen-Tai Liaw, 廖勝泰
Other Authors: Steve S. Chung
Format: Others
Language:en_US
Published: 1999
Online Access:http://ndltd.ncl.edu.tw/handle/84836297680878177114
id ndltd-TW-087NCTU0428111
record_format oai_dc
spelling ndltd-TW-087NCTU04281112016-07-11T04:13:36Z http://ndltd.ncl.edu.tw/handle/84836297680878177114 A Comparative Study of Performance and Reliability of N- and P-channel Flash Memories N與P通道快閃記憶體性能與可靠性之比較研究 Shen-Tai Liaw 廖勝泰 碩士 國立交通大學 電子工程系 87 Recently, the flash memory has received much attention for application to the digital cameras and hand-held computers as a portable mass storage. In the past, n-channel flash cells were used in the design of flash memory products. However, the requirement of high voltage operation for channel-hot-electron program results in a large power consumption. On the other hand, p-channel flash cells can achieve the advantage of low power operation by using band-to-band tunneling induced hot electron injection (BTB) as programming method, and this makes p-channel cells become the future trend of flash memories. In this thesis, a comprehensive study of n- and p-channel flash cells in terms of performance and reliability is presented. The degradation mechanisms of hot-carrier induced reliability problems in n- and p-channel flash cells are also investigated. Although the n-channel flash cell exhibits higher electron mobility, the p-channel flash cell is most advantageous with features such as better reliability and lower power consumption. These meet the scaling trend such that it is a promising candidate for the future flash memory applications. However, p-channel flash memory has serious drain disturb problem. Therefore, the drain-disturb issue has been studied extensively. Here, we propose two approaches to improve the drain disturb of p-channel flash cell. One is by using Double-Diffused Drain (DDD) structure to decrease junction gate current injection, and the other one is by choosing DINOR or NAND structure. These can be used as a design guideline for flash memory device and circuit designers. Steve S. Chung 莊紹勳 1999 學位論文 ; thesis 50 en_US
collection NDLTD
language en_US
format Others
sources NDLTD
description 碩士 === 國立交通大學 === 電子工程系 === 87 === Recently, the flash memory has received much attention for application to the digital cameras and hand-held computers as a portable mass storage. In the past, n-channel flash cells were used in the design of flash memory products. However, the requirement of high voltage operation for channel-hot-electron program results in a large power consumption. On the other hand, p-channel flash cells can achieve the advantage of low power operation by using band-to-band tunneling induced hot electron injection (BTB) as programming method, and this makes p-channel cells become the future trend of flash memories. In this thesis, a comprehensive study of n- and p-channel flash cells in terms of performance and reliability is presented. The degradation mechanisms of hot-carrier induced reliability problems in n- and p-channel flash cells are also investigated. Although the n-channel flash cell exhibits higher electron mobility, the p-channel flash cell is most advantageous with features such as better reliability and lower power consumption. These meet the scaling trend such that it is a promising candidate for the future flash memory applications. However, p-channel flash memory has serious drain disturb problem. Therefore, the drain-disturb issue has been studied extensively. Here, we propose two approaches to improve the drain disturb of p-channel flash cell. One is by using Double-Diffused Drain (DDD) structure to decrease junction gate current injection, and the other one is by choosing DINOR or NAND structure. These can be used as a design guideline for flash memory device and circuit designers.
author2 Steve S. Chung
author_facet Steve S. Chung
Shen-Tai Liaw
廖勝泰
author Shen-Tai Liaw
廖勝泰
spellingShingle Shen-Tai Liaw
廖勝泰
A Comparative Study of Performance and Reliability of N- and P-channel Flash Memories
author_sort Shen-Tai Liaw
title A Comparative Study of Performance and Reliability of N- and P-channel Flash Memories
title_short A Comparative Study of Performance and Reliability of N- and P-channel Flash Memories
title_full A Comparative Study of Performance and Reliability of N- and P-channel Flash Memories
title_fullStr A Comparative Study of Performance and Reliability of N- and P-channel Flash Memories
title_full_unstemmed A Comparative Study of Performance and Reliability of N- and P-channel Flash Memories
title_sort comparative study of performance and reliability of n- and p-channel flash memories
publishDate 1999
url http://ndltd.ncl.edu.tw/handle/84836297680878177114
work_keys_str_mv AT shentailiaw acomparativestudyofperformanceandreliabilityofnandpchannelflashmemories
AT liàoshèngtài acomparativestudyofperformanceandreliabilityofnandpchannelflashmemories
AT shentailiaw nyǔptōngdàokuàishǎnjìyìtǐxìngnéngyǔkěkàoxìngzhībǐjiàoyánjiū
AT liàoshèngtài nyǔptōngdàokuàishǎnjìyìtǐxìngnéngyǔkěkàoxìngzhībǐjiàoyánjiū
AT shentailiaw comparativestudyofperformanceandreliabilityofnandpchannelflashmemories
AT liàoshèngtài comparativestudyofperformanceandreliabilityofnandpchannelflashmemories
_version_ 1718343535596404736