VLSI Design of Digital-Recurrent CORDIC with Full Rotation Range
碩士 === 國立成功大學 === 資訊工程研究所 === 87 === In this thesis, the computation requirements of 3D graphics and virtual reality are analyzed. According to the computation requirements, some existing architectures of multimedia hardware, for example, the Microsoft Talisman and NSC98 microprocessor, a...
Main Authors: | Sang-Feng Huang, 黃上峰 |
---|---|
Other Authors: | Yau-Hwang Kuo |
Format: | Others |
Language: | en_US |
Published: |
1999
|
Online Access: | http://ndltd.ncl.edu.tw/handle/30482268720008943221 |
Similar Items
-
VLSI Implementation of an On-Line Redundant CORDIC with Constant Scale Factor Using Double Rotation Method
by: Lin Jung Chun, et al.
Published: (1995) -
VLSI Architecture and Implementation of an Integrated CORDIC SVD Processor
by: Hsiung-Hao Liu, et al. -
P-CORDIC: A Precomputation Based Rotation CORDIC Algorithm
by: Parhi Keshab K, et al.
Published: (2002-01-01) -
Architecture design and applications of a doubly pipelined VLSI cordic processor
by: SONG, ZHI-YUN, et al.
Published: (1987) -
VLSI architecture and implementation of an integrated cordic SVD processor
by: 劉雄浩
Published: (1993)