Design a pipelined small Lookup table LNS Addition/Subtraction unit
碩士 === 逢甲大學 === 資訊工程學系 === 87 === Logarithmic number system (LNS) has the advantages of regular data flow, high speed, and high precision. However, the development of LNS arithmetic is hindered by the large size of the lookup tables used in LNS addition/subtraction, since the size is expo...
Main Authors: | Chih-Huan Yang, 楊志環 |
---|---|
Other Authors: | Chichyang Chen |
Format: | Others |
Language: | zh-TW |
Published: |
1999
|
Online Access: | http://ndltd.ncl.edu.tw/handle/75688390495117857550 |
Similar Items
-
Design of a Pipelined 32-bit LNS Addition/Subtraction Unit with Very Small Lookup Table
by: Cho, kuo-shiung, et al.
Published: (1996) -
Circuit design of a pipelined 64-bit LNS addition/subtraction unit with very small lookup tables
by: Rui-Lin Chen, et al.
Published: (2000) -
ASIC Design and Implementation of 32-Bit LNS Addition and Subtraction Processor
by: Peng, Yi Xiong, et al.
Published: (1994) -
ASIC design and implementation of 32-bit LNS addition and subtraction processor
by: Peng, Yi Xiong, et al.
Published: (1994) -
Efficient Hardware Design for the Computation of Addition/Subtraction and Complicated Functions in Long Word-Length LNS Arithmetic
by: Rui-Lin Chen, et al.
Published: (2010)