Design and Implementation of MMU and TLB for Advanced x86 Compatible Microprocessors

Design and Implementation of MMU and TLB for Advanced x86 Compatible Microprocessors

Show other versions (1)

碩士 === 大同大學 === 資訊工程研究所 === 86 ===

Bibliographic Details
Main Authors:	Xu, Ming-Kai, 許明愷
Other Authors:	Xie, Zhong-Jian
Format:	Others
Language:	zh-TW
Published:	1998
Online Access:	http://ndltd.ncl.edu.tw/handle/76613474086686980330

Similar Items

Design and Implementation of MMU and TLB for Advanced x86 Compatible Microprocessors
by: Hsu- Ming Kai, et al.
Published: (1998)

Analysis and Design of TLB for Advanced x86 Compatible Microprocessors
by: Cheng, Wei-min, et al.
Published: (1997)

Automatic Test Program Generator for X86 Compatible Microprocessor Verification
by: Wu, Leih-Ming, et al.
Published: (1997)

Design Verification of x86 Microprocessor
by: Shieh, Chyi-Yu, et al.
Published: (1997)

Design and Implementation of Memory Unit for X86 Superscalar Microprocessor
by: Kuen-geeng Lee, et al.
Published: (1999)

A Methodology for Testing the Microprocessor Core of a System on Chip with a x86-Compatible Microprocessor II
by: Evgeniy Saksonov, et al.
Published: (2021-01-01)

High Issue Rate X86 Microprocessor Design and Simulation Techniques
by: R-Ming Shiu, et al.
Published: (2000)

Fetcher Supporting Unit for an X86 Superscalar Microprocessor
by: Tsai, Jenn-Ming, et al.
Published: (1998)

THE DESIGN AND IMPLEMENTATION OF A X86 COMPATIBLE INSTRUCTION CACHE
by: Lu- Jaming, et al.
Published: (1998)

Design of an Instruction Fetcher with Address Queue for x86 Superscalar Microprocessors
by: Wang, Michael Jin-Yi, et al.
Published: (1998)

The Design and Implementation of A Reorder Buffer on X86 Compatible Superscalar Processor
by: Yeh, Te-shun, et al.
Published: (1998)

The Design of the Decoding Unit with High Issue Rate for an X86 Superscalar Microprocessor
by: Cheng, Shin-Ki, et al.
Published: (1998)

Design and Implementation of a Compatible ARM7TDMI Microprocessor
by: Chyi-Bin Lin, et al.

Semantic-Based Load/Store Scheduling for X86 Superscalar Microprocessors
by: Kuen-Cheng Chiang, et al.
Published: (2000)

Enhanced Dependent-Based Instruction Window for an X86 Superscalar Microprocessor
by: Shih-Wei Perng, et al.
Published: (1999)

The Design of Architectural Supports for Intel x86 Compatible Superscalar Processor
by: Chang Hung-Hsin, et al.
Published: (1995)

Charge Balance Tag Memory Design Used in TLB
by: Yu-Cheng Cheng, et al.
Published: (2013)

The readiness of MMU lecturers towards the implementation of blended learning
by: Hawa Rahmat, et al.
Published: (2019)

The implementation and improvement of a MCS-51 compatible microprocessor
by: Jhih-Yuan Cai, et al.
Published: (2009)

Virtual Caching with Shared-Only TLB
by: Ping-Hsiung Chiu, et al.
Published: (2016)

Page Table Compaction for TLB Coalescing
by: Jae Young Hur, et al.
Published: (2020-01-01)

Auto-Determination of Cache/TLB parameters
by: Kommanaboina, Kishor Yadav
Published: (2013)

The Design and Implementation of a 6502 Instruction Set Architecture Compatible Microprocessor IP
by: Tzu-Mu Chang, et al.
Published: (2003)

Design Upgrades, Reliability Testing and Implementation of Engineering Grade Thermoplastics in Prusa MMU2s
by: Kannoth, Ajith
Published: (2020)

Increasing TLB reach using TCAM cells
by: Kumar, Anuj
Published: (2005)

Robust Method to Deduce Cache and TLB Characteristics
by: Chandran, Varadharajan
Published: (2011)

TLB with Low Miss Rate in Context Switching and Study of Implementation of Asynchronous Circuit
by: Cheng, Wei-Min, et al.
Published: (2009)

Register Renaming in X-86 Compatible, RISC-Core Superscalar Processor
by: Yu, Chih-Hong, et al.
Published: (1997)

Design of Efficient TLB-based Data Classification Mechanisms in Chip Multiprocessors
by: Esteve García, Albert
Published: (2017)

Impact of Allocation Strategy of Shared Libraries on TLB Reach
by: Chih-Hao Chang, et al.
Published: (2011)

Software TLB Management Method Based on Balanced Binary Tree
by: Hongyu Chen, et al.
Published: (2020-01-01)

Exploiting address space contiguity to accelerate TLB miss handling
Published: (2011)

A Software-Based Direct-Mapped TLB Test Methodology
by: Yu-Ting Wu, et al.
Published: (2008)

Program control instruction class of x86 instruction set architecture compatible CPU
by: Ng, Teik Huat
Published: (2014)

Design and Implementation of Multi-Microprocessor
by: Jing Huan Liau, et al.
Published: (2008)

The Design Verification Methodology for an Advanced Microprocessor
by: Jing-Kun Zhong, et al.
Published: (2008)

The Design and Verification of an ARMv4T Instruction Set Architecture Compatible Microprocessor IP
by: Jhih-Jhong Fang, et al.
Published: (2009)

TLB Coalescing for Multi-Grained Page Migration in Hybrid Memory Systems
by: Xiaoyuan Wang, et al.
Published: (2020-01-01)

The design and implementation of an inexpensive microprocessor development system for the Z-80 microprocessor.
by: Corteville, Douglas Floyd
Published: (2012)

The Design and Verification of an ARM v4 Instruction Set Architecture Compatible Microprocessor IP
by: Lin, Jin-Ho, et al.
Published: (2005)