AC-3 EXPONENT DECODING AND BIT ALLOCATION PROCESS CHIP DESIGN AND IMPLEMENTATION
碩士 === 大同工學院 === 電機工程研究所 === 86 === AC-3 is the perceptual coding tecnology and needed a lot of computation. In AC-3, the exponent decoding and bit allocation process which the values are 16 bits is one of the most computation and is implemented by a simple CPU architecture. The simple CP...
Main Authors: | Liu Chun-Liang, 劉純良 |
---|---|
Other Authors: | Prof. Teng-Pin Lin |
Format: | Others |
Language: | zh-TW |
Published: |
1998
|
Online Access: | http://ndltd.ncl.edu.tw/handle/00202689337969639877 |
Similar Items
-
FPGA Implementation of an AC3 Decoder
by: Han, Dapeng
Published: (2017) -
AC-3 Coding and Exponent Strategy Improment
by: Jyh-Jen Huang, et al.
Published: (1999) -
HDTV TRELLIS DECODER CHIP DESIGN AND IMPLEMENTATION
by: Chao, Hsiu-Che, et al.
Published: (1996) -
The Design and Implementation of a Viterbi Decoder Chip
by: Chen, Horng-Sheng, et al.
Published: (1997) -
Design and Implementation for high-throughput Turbo Decoder Chip
by: Tang, Cheng-Hao, et al.
Published: (2006)