AC-3 EXPONENT DECODING AND BIT ALLOCATION PROCESS CHIP DESIGN AND IMPLEMENTATION
碩士 === 大同工學院 === 電機工程研究所 === 86 === AC-3 is the perceptual coding tecnology and needed a lot of computation. In AC-3, the exponent decoding and bit allocation process which the values are 16 bits is one of the most computation and is implemented by a simple CPU architecture. The simple CP...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
1998
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/00202689337969639877 |
| id |
ndltd-TW-086TTIT0442016 |
|---|---|
| record_format |
oai_dc |
| spelling |
ndltd-TW-086TTIT04420162015-10-13T17:34:49Z http://ndltd.ncl.edu.tw/handle/00202689337969639877 AC-3 EXPONENT DECODING AND BIT ALLOCATION PROCESS CHIP DESIGN AND IMPLEMENTATION AC-3指數解碼和位元分配程序晶片 Liu Chun-Liang 劉純良 碩士 大同工學院 電機工程研究所 86 AC-3 is the perceptual coding tecnology and needed a lot of computation. In AC-3, the exponent decoding and bit allocation process which the values are 16 bits is one of the most computation and is implemented by a simple CPU architecture. The simple CPU can do all the computing in the AC-3 decoder except the IMDCT for no multiplicatives in the CPU. In this CPU, the multiplicative is replaced by the shifter and adder to implement.The CHIP is implememted by TSMC 0.6 um SPTM technolog and the maximum frequency of this circuit is 125 MHz. The layout area of this chip is 5832*5832 um. Prof. Teng-Pin Lin 林登彬教授- 1998 學位論文 ; thesis 0 zh-TW |
| collection |
NDLTD |
| language |
zh-TW |
| format |
Others
|
| sources |
NDLTD |
| description |
碩士 === 大同工學院 === 電機工程研究所 === 86 === AC-3 is the perceptual coding tecnology and needed a lot of computation. In AC-3, the exponent decoding and bit allocation process which the values are 16 bits is one of the most computation and is implemented by a simple CPU architecture. The simple CPU can do all the computing in the AC-3 decoder except the IMDCT for no multiplicatives in the CPU. In this CPU, the multiplicative is replaced by the shifter and adder to implement.The CHIP is implememted by TSMC 0.6 um SPTM technolog and the maximum frequency of this circuit is 125 MHz. The layout area of this chip is 5832*5832 um.
|
| author2 |
Prof. Teng-Pin Lin |
| author_facet |
Prof. Teng-Pin Lin Liu Chun-Liang 劉純良 |
| author |
Liu Chun-Liang 劉純良 |
| spellingShingle |
Liu Chun-Liang 劉純良 AC-3 EXPONENT DECODING AND BIT ALLOCATION PROCESS CHIP DESIGN AND IMPLEMENTATION |
| author_sort |
Liu Chun-Liang |
| title |
AC-3 EXPONENT DECODING AND BIT ALLOCATION PROCESS CHIP DESIGN AND IMPLEMENTATION |
| title_short |
AC-3 EXPONENT DECODING AND BIT ALLOCATION PROCESS CHIP DESIGN AND IMPLEMENTATION |
| title_full |
AC-3 EXPONENT DECODING AND BIT ALLOCATION PROCESS CHIP DESIGN AND IMPLEMENTATION |
| title_fullStr |
AC-3 EXPONENT DECODING AND BIT ALLOCATION PROCESS CHIP DESIGN AND IMPLEMENTATION |
| title_full_unstemmed |
AC-3 EXPONENT DECODING AND BIT ALLOCATION PROCESS CHIP DESIGN AND IMPLEMENTATION |
| title_sort |
ac-3 exponent decoding and bit allocation process chip design and implementation |
| publishDate |
1998 |
| url |
http://ndltd.ncl.edu.tw/handle/00202689337969639877 |
| work_keys_str_mv |
AT liuchunliang ac3exponentdecodingandbitallocationprocesschipdesignandimplementation AT liúchúnliáng ac3exponentdecodingandbitallocationprocesschipdesignandimplementation AT liuchunliang ac3zhǐshùjiěmǎhéwèiyuánfēnpèichéngxùjīngpiàn AT liúchúnliáng ac3zhǐshùjiěmǎhéwèiyuánfēnpèichéngxùjīngpiàn |
| _version_ |
1717781446797557760 |