IP-Based Chip Design Methodology
碩士 === 國立臺灣大學 === 電機工程學系研究所 === 86 === System designers are facing a rapidly growing system complexity with system-on -a-chip (SOC) going to come true. A multimillion-gate chip design using a trad itional ASIC approach would take years instead of months t...
Main Authors: | Yeh, Bi-Yun, 葉碧雲 |
---|---|
Other Authors: | L.G. Chen |
Format: | Others |
Language: | zh-TW |
Published: |
1998
|
Online Access: | http://ndltd.ncl.edu.tw/handle/82225956214568382086 |
Similar Items
-
ChIP-chip versus ChIP-seq: Lessons for experimental design and data analysis
by: Karchenko Peter V, et al.
Published: (2011-02-01) -
Normalization and experimental design for ChIP-chip data
by: Alekseyenko Artyom A, et al.
Published: (2007-06-01) -
Optimising oligonucleotide array design for ChIP-on-chip
by: Birney Ewan, et al.
Published: (2007-11-01) -
Protocol: methodology for chromatin immunoprecipitation (ChIP) in <it>Chlamydomonas reinhardtii</it>
by: Strenkert Daniela, et al.
Published: (2011-11-01) -
Impact of artefact removal on ChIP quality metrics in ChIP-seq and ChIP-exo data.
by: Thomas Samuel Carroll, et al.
Published: (2014-04-01)