Timing Simulation and Its Applications to Power Estimation and Maximization for Digital Circuits
博士 === 國立交通大學 === 電子工程學系 === 86 === This dissertation studies several topics on timing simulation, power estimation and maximization which concern design and test of digitalcircuits. First, this dissertation proposes a new approach which canmaximize powe...
Main Authors: | Huang, Kuo-Chan, 黃國展 |
---|---|
Other Authors: | Lee Chung-Len |
Format: | Others |
Language: | zh-TW |
Published: |
1998
|
Online Access: | http://ndltd.ncl.edu.tw/handle/89479400781481975578 |
Similar Items
-
Identification of Driver Models Via Time-Varying Parameter Estimation Techniques
by: Kuo-Chan Huang, et al.
Published: (2007) -
Hierarchical Power Estimation of Digital Circuits
by: Ruey-Hung Hung, et al.
Published: (1996) -
Maximal Power Estimation for CMOS Combinational and Sequential Circuits in VLSI Chip Design
by: Chen, Wang-Jin, et al.
Published: (1998) -
Time-Domain Simulation for Power Electronic Circuits
by: Huang-Jin Wu, et al.
Published: (1999) -
The Self-Timed Circuits and Its Low Power Applications
by: Yi-Yaou Chuang, et al.
Published: (1996)