A Fast Algorithm for Redundant Residue Arithmetic Single Error Correction
碩士 === 逢甲大學 === 資訊工程研究所 === 86 ===
Main Authors: | Xu, Jian-De, 許建德 |
---|---|
Other Authors: | Lin, Xiu-Feng |
Format: | Others |
Language: | zh-TW |
Published: |
1998
|
Online Access: | http://ndltd.ncl.edu.tw/handle/31858760500354030830 |
Similar Items
-
A Fast Algorithm for Redundant Residue Arithmetic Single Error Correction
by: Hsu, Chien-Te, et al.
Published: (1998) -
Studies on Hardware Algorithms for Arithmetic Operations with a Redundant Binary Representation
by: Takagi, Naofumi
Published: (2012) -
NEW ALGORITHMS AND VLSI IMPLEMENTATIONS FOR SINGLE ERROR DETECTION AND CORRECTION IN RESIDUE NUMBER SYSTEMS
by: SU, JIAN-JUN, et al.
Published: (1990) -
Hardware-Efficient Triple-Modular-Redundancy Soft-Error-Tolerant Arithmetic Circuit Architecture Design
by: Pin Hsi Lin, et al.
Published: (2015) -
An Effective Error Correction Scheme for Arithmetic Coding
by: Qiuzhen Lin, et al.
Published: (2015-01-01)