A Study on AC Characteristics of 0.18um gate length PMOSFET
碩士 === 逢甲大學 === 電機工程研究所 === 86 === In high density VLSI circuit scaled, MOS device scaling down has led to reliability problems, such as off-sate leakage current and hot carrier degradation. All of these problems need to be resolved in...
Main Authors: | Lee, Da-Yuan, 李達元 |
---|---|
Other Authors: | Shyh-Chyi Wong |
Format: | Others |
Language: | zh-TW |
Published: |
1998
|
Online Access: | http://ndltd.ncl.edu.tw/handle/51285823632962228902 |
Similar Items
-
Optimizing Design and Analysis of Channel Length 0.18 um MOS Device
by: Su, Jiong-Guang, et al.
Published: (1997) -
P+-poly silicon gate PMOSFET's characteristics
by: GUO,MING-HONG, et al.
Published: (1990) -
0.18um Bandgap Reference Design
by: Yi-Jheng Lin, et al.
Published: (2015) -
The characteristics of PMOSFET devices under AC pulse operations
by: Yu-Lin Chu, et al.
Published: (1993) -
Analysis of 0.18um-CMOS PLL Circuits
by: Yan, Ya-Chu, et al.
Published: (2019)