Instruction Array Architecture
碩士 === 逢甲大學 === 資訊工程學系 === 86 === This paper describes a novel processor architecture, called Instruction Array Architecture, which encompasses the characters of superscalar and VLIW architecture. In brief, an instruction array machine plac...
Main Authors: | Huang, Landy, 黃年畤 |
---|---|
Other Authors: | Hong-Yang Hsu |
Format: | Others |
Language: | zh-TW |
Published: |
1998
|
Online Access: | http://ndltd.ncl.edu.tw/handle/65786416493785378758 |
Similar Items
-
An instruction systolic array architecture for multiple neural network types
by: Kane, Andrew
Published: (1998) -
A taxonomic study of Amphilochidae、Ampithoidae and Corophiidae (Amphipoda: Gammaridea) of Taiwan living in littoral algae bed
by: 梁畤峰
Published: (2009) -
Testable and BIST Architectures for Motion Estimation Computing Arrays
by: Chen-Yuen Huang, et al.
Published: (2009) -
The array architecture design for adaptive beamforming
by: LIN,JING-XIANG, et al.
Published: (1990) -
The instruction of systolic array (ISA) and simulation of parallel algorithms
by: Muslih, Ossama K.
Published: (1989)