Overshoot Control for Two Coupled Interconnect in VLSI System
碩士 === 長庚大學 === 電機工程研究所 === 86 === In designing high performance interconnect in high-density integrated circuits, one design criterion is to avoid voltage ringings and false logic switchings. In this thesis, based on the parameters of the two coupled RLC interconnec...
Main Authors: | Yan-Pin Cheng, 鄭彥彬 |
---|---|
Other Authors: | Jau-Yien Lee |
Format: | Others |
Language: | zh-TW |
Published: |
1998
|
Online Access: | http://ndltd.ncl.edu.tw/handle/19555012956126800230 |
Similar Items
-
Modeling velocity overshoot for deep-submicron VLSI MOS devices
by: Chang,Yao-wen, et al.
Published: (1996) -
Test and Analysis of VLSI Interconnect systems
by: Wenliang Tseng, et al.
Published: (2006) -
Controller Tuning with Overshoot Constraints
by: Tan , Yi Wuang, et al.
Published: (1995) -
VLSI Interconnect Capacitance Characterization
by: Wen-Hsiang Chou, et al.
Published: (2004) -
Process Control with Low Overshoot Response
by: Chen, Fa-Gu, et al.
Published: (1994)