Overshoot Control for Two Coupled Interconnect in VLSI System

碩士 === 長庚大學 === 電機工程研究所 === 86 === In designing high performance interconnect in high-density integrated circuits, one design criterion is to avoid voltage ringings and false logic switchings. In this thesis, based on the parameters of the two coupled RLC interconnec...

Full description

Bibliographic Details
Main Authors:	Yan-Pin Cheng, 鄭彥彬
Other Authors:	Jau-Yien Lee
Format:	Others
Language:	zh-TW
Published:	1998
Online Access:	http://ndltd.ncl.edu.tw/handle/19555012956126800230

id	ndltd-TW-086CGU00441003
record_format	oai_dc
spelling	ndltd-TW-086CGU004410032016-01-22T04:17:04Z http://ndltd.ncl.edu.tw/handle/19555012956126800230 Overshoot Control for Two Coupled Interconnect in VLSI System 高速超大型積體電路二耦合互連結構下之電壓震盪控制 Yan-Pin Cheng 鄭彥彬碩士長庚大學電機工程研究所 86 In designing high performance interconnect in high-density integrated circuits, one design criterion is to avoid voltage ringings and false logic switchings. In this thesis, based on the parameters of the two coupled RLC interconnects, several systematic design methods will be investigated to avoid the voltage ringing phenomena. Simulation results will be performed to demonstrate the feasibility of these methods. Jau-Yien Lee 李肇嚴 1998 學位論文 ; thesis 50 zh-TW
collection	NDLTD
language	zh-TW
format	Others
sources	NDLTD
description	碩士 === 長庚大學 === 電機工程研究所 === 86 === In designing high performance interconnect in high-density integrated circuits, one design criterion is to avoid voltage ringings and false logic switchings. In this thesis, based on the parameters of the two coupled RLC interconnects, several systematic design methods will be investigated to avoid the voltage ringing phenomena. Simulation results will be performed to demonstrate the feasibility of these methods.
author2	Jau-Yien Lee
author_facet	Jau-Yien Lee Yan-Pin Cheng 鄭彥彬
author	Yan-Pin Cheng 鄭彥彬
spellingShingle	Yan-Pin Cheng 鄭彥彬 Overshoot Control for Two Coupled Interconnect in VLSI System
author_sort	Yan-Pin Cheng
title	Overshoot Control for Two Coupled Interconnect in VLSI System
title_short	Overshoot Control for Two Coupled Interconnect in VLSI System
title_full	Overshoot Control for Two Coupled Interconnect in VLSI System
title_fullStr	Overshoot Control for Two Coupled Interconnect in VLSI System
title_full_unstemmed	Overshoot Control for Two Coupled Interconnect in VLSI System
title_sort	overshoot control for two coupled interconnect in vlsi system
publishDate	1998
url	http://ndltd.ncl.edu.tw/handle/19555012956126800230
work_keys_str_mv	AT yanpincheng overshootcontrolfortwocoupledinterconnectinvlsisystem AT zhèngyànbīn overshootcontrolfortwocoupledinterconnectinvlsisystem AT yanpincheng gāosùchāodàxíngjītǐdiànlùèrǒuhéhùliánjiégòuxiàzhīdiànyāzhèndàngkòngzhì AT zhèngyànbīn gāosùchāodàxíngjītǐdiànlùèrǒuhéhùliánjiégòuxiàzhīdiànyāzhèndàngkòngzhì
_version_	1718161274891665408

Overshoot Control for Two Coupled Interconnect in VLSI System

Similar Items