Performance Study of a Shared Buffer ATM Switch
碩士 === 國立雲林科技大學 === 電機工程技術研究所 === 85 === This master thesis is concerned with the performance study in a shared buffer switches during congestion which have been intensively studies in recent years in order to meet the grade of service required by a wide variety of B-ISDN services. It is commo...
Main Authors: | Sheu, Jeng-Shin, 許正欣 |
---|---|
Other Authors: | Dou, Chie |
Format: | Others |
Language: | zh-TW |
Published: |
1997
|
Online Access: | http://ndltd.ncl.edu.tw/handle/81393418452202497541 |
Similar Items
-
On the design of shared-buffer ATM switches
by: 林于勝
Published: (1998) -
Circuit design of shared buffer ATM switch
by: Huang, Xing Jian, et al.
Published: (1994) -
Circuit Design of Shared Buffer ATM Switch
by: Hsing-Chien Huang, et al.
Published: (1994) -
The study on queue management for high performance shared-buffer ATM switch
by: 蔡哲民
Published: (1998) -
A Shared Buffer and Its Controller for ATM Switch
by: Liu, Kun-Wang Kevin, et al.
Published: (1996)