CHIP DESIGN AND IMPLEMENTATION OF PHASE TRACKING LOOP FOR GRAND ALLIANCE HDTV SYSTEM
碩士 === 大同大學 === 電機工程研究所 === 85 ===
Main Authors: | Hu, Yue-Zhong, 胡耀中 |
---|---|
Other Authors: | Lin, Deng-Bin |
Format: | Others |
Language: | zh-TW |
Published: |
1997
|
Online Access: | http://ndltd.ncl.edu.tw/handle/79462601201397511090 |
Similar Items
-
CHIP DESIGN AND IMPLEMENTATION OF PHASE TRACKING LOOP FOR GRAND ALLIANCE HDTV SYSTEM
by: Hu, Yao-Chung, et al.
Published: (1997) -
CHIP DESIGN OF REED-SOLOMON DECODER FOR GRAND ALLIANCE HDTV SYSTEM
by: Chang, Chi-Hsien, et al.
Published: (1996) -
HDTV EQUALIZER CHIP DESIGN AND IMPLEMENTATION
by: Wang, Jui-Chiang, et al.
Published: (1997) -
HDTV TRELLIS DECODER CHIP DESIGN AND IMPLEMENTATION
by: Chao, Hsiu-Che, et al.
Published: (1996) -
DESIGN AND IMPROVEMENT FOR HDTV SYSTEM
by: Kang-Yung Liu, et al.
Published: (2009)