Analysis and Design of TLB for Advanced x86 Compatible Microprocessors
碩士 === 大同工學院 === 資訊工程學系 === 85 === As the VLSI technology improves, the performance of microprocessor becomes faster and faster, and the addressable memory space of microprocessor becomes larger and larger. In order to manage such a large...
Main Authors: | Cheng, Wei-min, 鄭緯民 |
---|---|
Other Authors: | Shieh Jong-Jiann |
Format: | Others |
Language: | zh-TW |
Published: |
1997
|
Online Access: | http://ndltd.ncl.edu.tw/handle/91050818890488168802 |
Similar Items
-
Design and Implementation of MMU and TLB for Advanced x86 Compatible Microprocessors
by: Hsu- Ming Kai, et al.
Published: (1998) -
Design and Implementation of MMU and TLB for Advanced x86 Compatible Microprocessors
by: Xu, Ming-Kai, et al.
Published: (1998) -
Automatic Test Program Generator for X86 Compatible Microprocessor Verification
by: Wu, Leih-Ming, et al.
Published: (1997) -
Design Verification of x86 Microprocessor
by: Shieh, Chyi-Yu, et al.
Published: (1997) -
TLB with Low Miss Rate in Context Switching and Study of Implementation of Asynchronous Circuit
by: Cheng, Wei-Min, et al.
Published: (2009)