Compaction for multichip modules
碩士 === 國立臺灣大學 === 電機工程學系 === 85 === This thesis develops an original compaction scheme specifically for MCMs that provides a more compact routing system and consequently reduces total chip area. This design will hereafter be known as &q...
Main Authors: | MIAO, YEN-HSIN, 苗延炘 |
---|---|
Other Authors: | WU-SHIUNG FENG |
Format: | Others |
Language: | zh-TW |
Published: |
1997
|
Online Access: | http://ndltd.ncl.edu.tw/handle/95849751685115525750 |
Similar Items
-
The Analysis Of Multichip Module Package
by: Li-wei Cheng, et al. -
Auto-Router for Multichip Modules
by: NAN-SHENG WANG, et al.
Published: (1999) -
Interconnect testing schemes for multichip modules
by: Chen-Shie Ho, et al.
Published: (1994) -
Design-for-testability technology for multichip modules
by: Chen, Bi Cheng, et al.
Published: (1995) -
New approaches to the design for testability on multichip modules
by: Liu, Chang Ming, et al.
Published: (1994)