Analysis of Increasing the Flexibility of LBs of Matrix-based FPGAs to Achieve Low Power Consumption
碩士 === 國立中山大學 === 電機工程研究所 === 85 === The large resistance and capacitance of the connection switches in Field Programmable Gate Arrays (FPGA) routing tracks consume a great portion of total power and cause large delays no matter what technology is used for the programmable connections. Hence,...
Main Authors: | Huang, Chia-Fu, 黃加富 |
---|---|
Other Authors: | Wang, Chua-Chin |
Format: | Others |
Language: | zh-TW |
Published: |
1997
|
Online Access: | http://ndltd.ncl.edu.tw/handle/03352156139372311216 |
Similar Items
-
Using Accelerometer to Reduce Power Consumption of LBS Apps
by: Hung-Chi Hsu, et al.
Published: (2014) -
Hardware Accelerator of Matrix Multiplication on FPGAs : Hardware Accelerator of Matrix Multiplication on FPGAs
by: Chen, Zhe
Published: (2018) -
Application of spherical harmonics analysis on LBS particles and LBS fragments
by: Zhao Budi, et al.
Published: (2017-01-01) -
Design of Circuit of Low PowerConsumption for AMOLED
by: Fu-Hsing Huang, et al.
Published: (2005) -
Secure and privacy-enhancing LBS
by: Jin, Hongyu
Published: (2013)