A Hierarchical-Search Block Matching Motion Estimation Processor
碩士 === 國立交通大學 === 電子工程學系 === 85 === In this thesis, a VLSI architecture for motion estimation baed on a hierarchical-search block matching algorithm (HSBMA) is developed. The proposed architecture can deal with the full- search block matc...
Main Authors: | Fan, Kai-Ting, 范凱婷 |
---|---|
Other Authors: | Lee Chen-Yi |
Format: | Others |
Language: | zh-TW |
Published: |
1997
|
Online Access: | http://ndltd.ncl.edu.tw/handle/14184443855276779465 |
Similar Items
-
SAD PROCESSOR FOR MULTIPLE MACROBLOCK MATCHING IN FAST SEARCH VIDEO MOTION ESTIMATION
by: Nehal N. Shah, et al.
Published: (2015-02-01) -
A Novel Hexagonal Search Algorithm for Fast Block Matching Motion Estimation
by: Anastasios Hamosfakidis, et al.
Published: (2002-06-01) -
A SUBSAMPLING HIERARCHICAL SEARCH ALGORITHM FOR FAST BLOCK MOTION ESTIMATION AND IT'S VLSI ARCHITECTURE
by: Chen Po-Hung, et al.
Published: (1998) -
High-Performance VLSI Architecture for Full-Search Block-Matching Motion Estimation
by: Shi-Yi Huang, et al.
Published: (2010) -
VLSI Circuit Design of Motion Estimation Unit for Full-Search Block-Matching
by: Chun-Fu Lin, et al.
Published: (2003)