The Yield Prediction Model with Neural Network for Integrated Circuit --- Based on Poisson Model
碩士 === 國立交通大學 === 工業工程與管理學系 === 85 === In integrated circuit (IC) manufacturing, a wafer''s defects tend to cluster. As the wafer size increases, the clustering phenomenon of the defects becomes increasingly apparent.When the conventional Poisso...
Main Authors: | Chao, Lee-Chang, 趙豊昌 |
---|---|
Other Authors: | Lee-Ing Tong, Wei-I Lee |
Format: | Others |
Language: | zh-TW |
Published: |
1997
|
Online Access: | http://ndltd.ncl.edu.tw/handle/46233153779168204597 |
Similar Items
Similar Items
-
Integrated Circuit Yield Estimation - Using Modified Poisson Model
by: Leu, Chin-Sheng, et al.
Published: (1994) -
Constructing a Wafer Defect Diagnostic System by Integrating Yield Prediction and Defect Pattern Recognition
by: Chao, Li-Chang, et al.
Published: (2009) -
Forecasting Emergency Calls With a Poisson Neural Network-Based Assemble Model
by: Hongyun Huang, et al.
Published: (2019-01-01) -
Using MTS and Neural Network for WAT and Circuit Probe yield model in Semiconductor Process.
by: Bing-De Wu, et al.
Published: (2008) -
Yield modelling for large area integrated circuits
by: Bolouri, Hamid Shakourzadeh
Published: (1990)