Design and Implementation of a 32*32 Bit-Sequential Direct 2's Complement Signed Multiplier
碩士 === 逢甲大學 === 資訊工程研究所 === 85 === Multiplication is one of the most important arithmetic operations in scientific and engineering applications. If the multiplying processes can be accelerated, we benefit from it directly and immediately...
Main Authors: | Wang, Starr, 王思達 |
---|---|
Other Authors: | Lin Hsiu-Feng |
Format: | Others |
Language: | zh-TW |
Published: |
1997
|
Online Access: | http://ndltd.ncl.edu.tw/handle/36153667807609525490 |
Similar Items
-
Low-Voltage And Compact 32x32-bit Multipliers
by: Yu Min Yeh, et al.
Published: (2001) -
Modified 32-Bit Shift-Add Multiplier Design for Low Power Application
by: R. Pinto
Published: (2020-12-01) -
A 32x32-b dynamic two's complement multiplier using optimized wallace trees
by: Wu, Yan Fu, et al.
Published: (1994) -
An Energy-efficient 32-bit multiplier architecture in 90nm CMOS
by: Mehmood, Nasir
Published: (2006) -
A Scalable RSA Cryptographic Processor with 32-Bit Modular Multiplier
by: Wen-jie Li, et al.
Published: (2006)