Segmented Bus Design for Low Power Systems
碩士 === 國立中正大學 === 資訊工程學系 === 85 ===
Main Authors: | Chen, Jenn-Yeu, 陳振宇 |
---|---|
Other Authors: | Wen-Bone Jone |
Format: | Others |
Language: | zh-TW |
Published: |
1997
|
Online Access: | http://ndltd.ncl.edu.tw/handle/64193479498234781307 |
Similar Items
-
Segmented Bus Design for Low Power Systems
by: Chen, Jenn-Yeu, et al.
Published: (1997) -
Low-Swing Bus Segmentation Technique for Low-Power Systen Design
by: Wen-Chi Feng, et al.
Published: (1999) -
Implementation Techniques of Segmented Bus Design for Low-Power VLSI Chips
by: I-Oing Hsu, et al.
Published: (1998) -
Timing and Placement Optimization for Segmented Bus Architectures for Low Power ASIC Design
by: Kalala, Srivatsa
Published: (2006) -
Low Power Bus Driver Circuit Design
by: Yu-Chin Chen, et al.
Published: (2002)