Design and VLSI architecture of reed-solomon decoder
碩士 === 大同工學院 === 資訊工程研究所 === 84 ===
Main Authors: | Yang, Jun Zhi, 楊君智 |
---|---|
Other Authors: | Xu, Zhong Zhi |
Format: | Others |
Language: | zh-TW |
Published: |
1996
|
Online Access: | http://ndltd.ncl.edu.tw/handle/56659366834466043191 |
Similar Items
-
Design and VLSI Architecture of Reed-Solomon Decoders
by: Yang, Chun-Chih, et al.
Published: (1996) -
An Area-efficient Versatile Reed-Solomon Decoder VLSI Architecture Design
by: Jin-Chuang Hunag, et al.
Published: (1999) -
A Pipelined VLSI Design of the Reed-Solomon Decoder
by: Hwang, Tsong Der, et al.
Published: (1993) -
Bit-Serial Reed-Solomon Decoders in VLSI
by: Whiting, Douglas Lee
Published: (1985) -
A high-speed pipeline VLSI architecture for reed-solomon decoder
by: LIN, SHENG-KAI, et al.
Published: (1992)