A pipelined VLSI design of reed-solomon encoder and decoder
碩士 === 國立臺灣科技大學 === 電機工程研究所 === 84 ===
Main Authors: | Chuan-Neng Cheng, 鄭全能 |
---|---|
Other Authors: | Chwan-ch Wu |
Format: | Others |
Language: | zh-TW |
Published: |
1996
|
Online Access: | http://ndltd.ncl.edu.tw/handle/81387272632249423646 |
Similar Items
-
A Pipelined VLSI Design of the Reed-Solomon Decoder
by: Hwang, Tsong Der, et al.
Published: (1993) -
Design and VLSI architecture of reed-solomon decoder
by: Yang, Jun Zhi, et al.
Published: (1996) -
Design and VLSI Architecture of Reed-Solomon Decoders
by: Yang, Chun-Chih, et al.
Published: (1996) -
A high-speed pipeline VLSI architecture for reed-solomon decoder
by: LIN, SHENG-KAI, et al.
Published: (1992) -
Bit-Serial Reed-Solomon Decoders in VLSI
by: Whiting, Douglas Lee
Published: (1985)