Testable and fault-tolerant VLSI array systems

Testable and fault-tolerant VLSI array systems

博士 === 國立臺灣大學 === 電機工程學研究所 === 84 ===

Bibliographic Details
Main Author:	呂學坤
Other Authors:	郭斯彥, 吳誠文
Format:	Others
Language:	zh-TW
Published:	1995
Online Access:	http://ndltd.ncl.edu.tw/handle/52700992842490801741

Similar Items

Design-for-Testability and Fault-Tolerant Techniques for Motion Estimation Computing Arrays
by: Mao-Yang Dong, et al.
Published: (2007)

Multilevel Gain Cell Arrays for Fault-Tolerant VLSI Systems
by: Khalid, Muhammad Umer
Published: (2011)

Fault diagnosis of easily testable programmable logic array
by: TANG, JING-ZHOU, et al.
Published: (1988)

Testable Design and Tolerance Analysis of Motion Estimation Computing Array
by: Chen-Jen Yang, et al.
Published: (2009)

IMPROVED TESTABILITY METHOD FOR MESH-CONNECTED VLSI MULTIPROCESSORS
by: Jamil Al-Azzeh
Published: (2018-08-01)

Cost modelling for VLSI circuit conversion to aid testability
by: Miles, J. R.
Published: (1988)

Design for Testability Techniques to Optimize VLSI Test Cost
by: Donglikar, Swapneel B.
Published: (2014)

The automatic synthesis of fault tolerant and fault secure VLSI systems
by: Nixon, Ian Michael
Published: (1988)

An Effective Framework for Fault-Tolerant VLSI/WSI Arrays Based on Hybrid Redundancy Approach
by: Shyu, Yung Shiuan, et al.
Published: (1993)

High-Frequency CMOS VLSI Chip Testability and on-Chip Interconnect Modeling
by: Shultz, Evan Ross
Published: (2005)

Testability and redundancy techniques for improved yield and reliability of CMOS VLSI circuits
by: Bensouiah, Djamel Abderrahmane
Published: (1992)

Scan path design of PLA to improve its testability in VLSI realization
by: Chiang, Kang-Chung
Published: (1986)

A high performance and testable CMOS PLA automatic generator for VLSI system design
by: SHI, GI-YU, et al.
Published: (1987)

Fault diagnosis for reconfigurable VLSI/WSI array processors
by: Zhou, Yong Xi, et al.
Published: (1995)

Testability measure for delay fault in digital circuits
by: WU,WEN-QING, et al.
Published: (1990)

Design-for-testability and folding of programmable logic arrays
by: 魏凱城
Published: (1996)

Efficient reconfiguration by degradation in defect-tolerant VLSI arrays
by: Chen, Ing-yi, 1962-
Published: (1989)

A workbench for VLSI array design
by: HUANG, XUE-WEI, et al.
Published: (1989)

Logic Synthesis with High Testability for Cellular Arrays
by: Sarabi, Andisheh
Published: (1994)

Fault tolerant arrays
by: LaForge, Laurence E. (Laurence Edward)
Published: (1991)

VLSI Crosstalk Fault Testing with Oscillation Signals
by: Ming-Shae Wu, et al.
Published: (2006)

Low overhead design for programmable logic array with testability
by: Xu, Zheng-Zhong, et al.
Published: (1991)

Testable and BIST Architectures for Motion Estimation Computing Arrays
by: Chen-Yuen Huang, et al.
Published: (2009)

VLSI Implementation of a Distributed Algorithm for Fault-Tolerant Clock Generation
by: Gottfried Fuchs, et al.
Published: (2011-01-01)

Fault diagnosis and design for testability applied to analogue integrated circuits
by: Ho, Chung Kin
Published: (1998)

Analysis and Design of Regular Structures for Robust Dynamic Fault Testability
by: Bryan, Michael J., et al.
Published: (2015)

A built-in testable architecture and design method for on-chip error correction circuits of embedded memories in VLSI/ASIC systems
by: Cui, Lianfa
Published: (2013)

A built-in testable architecture and design method for on-chip error correction circuits of embedded memories in VLSI/ASIC systems
by: Cui, Lianfa
Published: (2013)

Testable Iterative Logic Arrays Based on Scalable and Bijective Cells
by: Po-Yuan Yeh, et al.
Published: (2010)

The neural basis of testable and non-testable beliefs.
by: Jonathon R Howlett, et al.
Published: (2015-01-01)

A VLSI array system synthesizer
by: ZHENG, WEN-JUN, et al.
Published: (1992)

Automatic design for VLSI array system
by: HUANG,DONG-HAO, et al.
Published: (1990)

Fault diagnosis and yield enhancement in defect-tolerant VLSI/WSI parallel architectures.
by: Wang, Kuochen.
Published: (1991)

A probabilistic testability measure and its application to fault coverage computation
by: LI, RONG-YUAN, et al.
Published: (1986)

On fault tolerant cellular array multipliers
by: 邱建元
Published: (1992)

Towards Fault-Tolerance Intuitively in the Disk Array Systems
by: Chih-Shing Tau, et al.
Published: (2006)

Massive Sensor Array Fault Tolerance: Tolerance Mechanism and Fault Injection for Validation
by: Dugan Um
Published: (2010-01-01)

Testability and fault modeling of partially depleted silicon-on-insulator integrated circuits
by: MacDonald, Eric William
Published: (2011)

On the testability and diagnosability of digital systems
by: Elbably, M. E.
Published: (1988)

Testability infrastructure for Systems-on-Chip
by: Nahvi, Mohsen
Published: (2009)