A low power, high performance RISC CPU design for PDA
碩士 === 國立臺灣大學 === 資訊工程學研究所 === 84 === PDA is an useful machine for people but the short battery life of PDA is still a serious problem for users. Therefore, the low power consumption design is very important for designers. With...
Main Authors: | Chen, Guo Guang, 陳國光 |
---|---|
Other Authors: | Lai, Fei Biao |
Format: | Others |
Language: | zh-TW |
Published: |
1996
|
Online Access: | http://ndltd.ncl.edu.tw/handle/42152305985413178175 |
Similar Items
-
The design of a low-power RISC CPU for PDA
by: Yu, Pei, et al.
Published: (1995) -
A Low-Power SDRAM Controller on an8-bit RISC CPU
by: Ning-Yaun Ker, et al.
Published: (2002) -
A Low-Power SDRAM Controller on an8-bit RISC CPU
by: Ning-Yaun Ker, et al.
Published: (2002) -
Evaluation Board Design for A 32-bit RISC CPU
by: Ya-Ya Tsai, et al.
Published: (2001) -
Analysis for RISC-V CPU Industrial Development
by: Sheng-Fu Feng, et al.
Published: (2019)