The design of a low-power RISC CPU for PDA

The design of a low-power RISC CPU for PDA

碩士 === 國立臺灣大學 === 電機工程學研究所 === 83 ===

Bibliographic Details
Main Authors:	Yu, Pei, 喻珮
Other Authors:	Lai, Fei Biao
Format:	Others
Language:	zh-TW
Published:	1995
Online Access:	http://ndltd.ncl.edu.tw/handle/04784417396033425292

Similar Items

A low power, high performance RISC CPU design for PDA
by: Chen, Guo Guang, et al.
Published: (1996)

A Low-Power SDRAM Controller on an8-bit RISC CPU
by: Ning-Yaun Ker, et al.
Published: (2002)

A Low-Power SDRAM Controller on an8-bit RISC CPU
by: Ning-Yaun Ker, et al.
Published: (2002)

Evaluation Board Design for A 32-bit RISC CPU
by: Ya-Ya Tsai, et al.
Published: (2001)

Analysis for RISC-V CPU Industrial Development
by: Sheng-Fu Feng, et al.
Published: (2019)

32-Bit RISC CPU implementation – Using ASIP approach
by: i-hsuan hsieh, et al.
Published: (2006)

RISC-V3: A RISC-V Compatible CPU With a Data Path Based on Redundant Number Systems
by: Marc Reichenbach, et al.
Published: (2021-01-01)

Low Power Embedded RISC Processor Design
by: Chen, Zhen-Min, et al.
Published: (1996)

TUCKLE系統RISC引擎的邏輯設計：一個純正的KISC─CPU
by: WU, YONG-SHENG, et al.
Published: (1987)

Low Power Sensor Platform for PDA
by: Olvebrink, Pontus
Published: (2011)

Low Power 32-bit UniRISC with Power Block Manager
by: Te-Jung Lo, et al.
Published: (2007)

Multithreading CPU Design
by: Yu-Lin Chen, et al.
Published: (2007)

The RISC processor software design
by: Yan-Lung Huang, et al.
Published: (2001)

Robust parameter and tolerance design for maximized NB CPU life via computer experiment and statistical optimization
by: Yu-Pei Liao, et al.
Published: (2009)

Designing Multi-Layered PDA/PS Films for Low Reflectivity
by: Zhao, Mohan
Published: (2021)

NanoRisc
by: Rand, Peder
Published: (2005)

Systematic Design of a Pipelined CPU
by: Jui-Chuan Cheng, et al.
Published: (2003)

Design of the Asynchronous Pipelined Processor AsynRISC
by: 蕭大森
Published: (2008)

A Low-Cost Register Extension Approach For RISC Processors
by: Hong-Sheng Lin, et al.
Published: (2009)

The Design and Implementation of A 16-bit RISC Controller
by: Chia-Ting Weng, et al.
Published: (2007)

Design of a RISC Microcontroller with Fast Arithmetic Capability
by: Chi-Hung Tsai, et al.
Published: (2002)

A Study of Using PDA for Monitoring the Power Quality
by: Yin-ching Wu, et al.
Published: (2007)

Design of a RISC Processor Compatible with ARM Instructions
by: Ahmet G uuml;rhanl #305;, et al.

A RISC-V Processor Design for Transparent Tracing
by: Iván Gamino del Río, et al.
Published: (2020-11-01)

RNAi and retroviruses: are they in RISC?
by: Vasselon Thierry, et al.
Published: (2013-02-01)

An improved instruction-level power and energy model for RISC microprocessors
by: Wang, Wei
Published: (2017)

A Power-aware Code-compression Scheme for RISC/VLIW Architecture
by: Che-wei Lin, et al.
Published: (2010)

Investigation of Alternative Power Architectures for CPU Voltage Regulators
by: Sun, Julu
Published: (2014)

Prototype of Design System for 8-bit RISC Microcontroller
by: Chien-Chung Chen, et al.
Published: (2000)

An Implementation of Electric Power Quality Analyzer Using PDA
by: Cheng-Sheng Hong, et al.
Published: (2002)

Dynamic CPU and I/O Device Voltage Scheduling for Low Power Real-Time Systems
by: Hung-Ming Chen, et al.
Published: (2004)

Design a Memory Subsystem for a RISC Computer System
by: Chi-Yao Chiang, et al.
Published: (2007)

Design and Evaluation of Advanced RISC Instruction Set Architecture
by: Ya-Lun Hu, et al.
Published: (2006)

Predicting Hospitalised Paediatric Pneumonia Mortality Risk: An External Validation of RISC and mRISC, and Local Tool Development (RISC-Malawi) from Malawi.
by: Shubhada Hooli, et al.
Published: (2016-01-01)

Astro - A Low-Cost, Low-Power Cluster for CPU-GPU Hybrid Computing using the Jetson TK1
by: Sheen, Sean Kai
Published: (2016)

3D games design implementation for PDA
by: Fan-chi Lin, et al.
Published: (2013)

Correction: Predicting Hospitalised Paediatric Pneumonia Mortality Risk: An External Validation of RISC and mRISC, and Local Tool Development (RISC-Malawi) from Malawi.
by: Shubhada Hooli, et al.
Published: (2018-01-01)

DESIGN AND IMPLEMENTATION OF A CPU WITHOUT INSTRUCTION DECODERS
by: Chung-hsiang Wang, et al.
Published: (2019)

Design And Implementation Of A CPU Performance Monitoring Tool
by: TSAI CHANG HANG, et al.
Published: (2000)

Embedded a CORDIC Processing in MIPS CPU Design
by: 胡登貴
Published: (2007)

Cannot write session to /tmp/vufind_sessions/sess_5u9g1pfov46c64c2sf1fr9l53u