Design and implementation of low-power phase-locked loop in time-division multiple-access receiver

Design and implementation of low-power phase-locked loop in time-division multiple-access receiver

碩士 === 國立臺灣大學 === 電機工程學研究所 === 83 ===

Bibliographic Details
Main Authors:	Cheng, Yong Xin, 程永信
Other Authors:	Feng, Wu Xiong
Format:	Others
Language:	zh-TW
Published:	1995
Online Access:	http://ndltd.ncl.edu.tw/handle/55516945897615614880

Similar Items

Design of Phase-Locked Loop for Low-Voltage Receiver Application
by: Peng-YuPao, et al.
Published: (2015)

Low-power design-for-test implementation on phase-locked loop design
by: Avinash Yadlapati, et al.
Published: (2019-09-01)

Design and Implementation of Low Voltage CMOS Phase-Locked-Loop and Delay-Locked-Loop
by: Chung-Ting Lu, et al.
Published: (2007)

Low-Power Phase-Locked Loop Design
by: Liao Huan-Sen, et al.
Published: (1999)

Low Power Techniques for Phase-Locked Loops
by: Yen-Wen Chen, et al.
Published: (2004)

Design and Implementation of Low-Power and High-Noise-Immunity Phase-Locked Loop
by: SHYH-SHYUAN SHEU, et al.
Published: (2002)

Design and Implementation of Low-Power Phase-Locked Loop and Voltage Control Oscillator
by: Jian-Ping Chou, et al.
Published: (2013)

Design and Implementation of High-frequency CMOS Phase-locked Loops
by: Sin-Jhih Li, et al.
Published: (2008)

Optimization of Low Power Phase-Locked Loop Design
by: DIARY Sulaiman
Published: (2020-05-01)

GHz Phase-Locked Loop Design with Low-Power
by: Chih-Ming Chang, et al.
Published: (2005)

Low-Power and Low Phase-Error Phase-Locked Loop Design
by: Lin-Jiunn Tzou, et al.
Published: (2000)

Phase-locked loop digital FM receiver for wireless communications
by: Ekvetchavit, Thunyachate, 1974-
Published: (2009)

Low-Power Low-Jitter On-Chip Phase-Locked Loop
by: Chia-Lung Hung, et al.
Published: (2005)

Design and Implementation of Low Power CMOS RF Phase-Lock-Loop with Cascoded Divider
by: Yu-Hsuan Lin, et al.
Published: (2011)

Design of Low Jitter Phase-Locked Loop
by: Xin-Sheng Liao, et al.
Published: (2008)

A Low Power Design of Fast Locking All Digital Phase Locked Loop
by: Chih-Chieh Wu, et al.
Published: (2008)

Low Power Digital Phase Locked Loop with Self-Calibration
by: 張巧伶
Published: (2008)

Low power multicarrier-code division multiple access receiver on field programmable gate array
by: Hassan, S.L.M, et al.
Published: (2019)

A 4-GHz 10-Phase All Digital Phase-Locked Loop
by: Yong-Jhen Jhu, et al.
Published: (2011)

A 5GHz Ultra-low Power and Fast Locking CMOS Phase-Locked Loop
by: Yue-Fang Kuo, et al.
Published: (2005)

Study of Steady Active Mode-Locked Fiber Lasers by Using Phase-Locked Loop
by: 黃信耀
Published: (2005)

Design and Implementation of 1-Volt GHz and Fast-Locking Phase-Locked Loop
by: Shu-Chang Kuo, et al.
Published: (2004)

Performance enhancement techniques for low power digital phase locked loops
by: Elshazly, Amr
Published: (2012)

low power CMOS design of an all digital phase locked loop
Published: ()

Design and Implementation of Dual-Feedback Phase-Locked Loop
by: Yi-Shun Shih, et al.
Published: (2005)

The Implementation and Analysis of All Digital Phase-Locked Loop
by: Yang, E-Ing, et al.
Published: (1997)

DESIGN AND IMPLEMENTATION OF A PHASE-LOCKED LOOP CIRCUIT
by: Han-Jie Ma, et al.
Published: (2013)

The Study and Implementation of Digital Phase-Locked Loop Oscillator
by: Mao-Sheng Yeh, et al.
Published: (2000)

Design And Implementation Of High-Bandwidth Phase-Locked Loop
by: Jian-Ji Zhang, et al.
Published: (2012)

The Implementation and Analysis of an All-digital Phase-Locked Loop
by: Hung-Lung Su, et al.
Published: (2006)

DESIGN OF SUB-THZ RECEIVER-BASED PHASE-LOCKED LOOP IN CMOS TECHNOLOGY
by: Wang, Yan-Ting, et al.
Published: (2012)

Light Emitting and Receiving Devices and Phase-Locked-Loop Integrated Circuits for Communications
by: Chi-jiun Yang, et al.
Published: (2008)

The Design and Implementation of a Wide-Range Power-Efficient CMOS Phase Locked Loop
by: Ming-yu Hsieh, et al.
Published: (2005)

Implementation of a Low-Power Fast-Locking 1.20GHz to 6.95GHz All Digital Phase Locked Loop
by: Wen, Hung-Yi, et al.
Published: (2013)

Low Power All-Digital Phase-Locked Loop with Open loop Mechanism for MEMS Oscillator
by: Ci Li, et al.
Published: (2013)

A Fast-locking Phase-locked Loop with a Variable Magnification Adaptive Phase Frequency Detector
by: Hsin-Kuei Chen, et al.
Published: (2016)

Delay Lock Loop Circuit of GPS Receiver
by: Wen-Yuan Wang, et al.
Published: (2001)

Tracking of multiple sinusoids using coupled phase-locked loops
by: Stockmaster, Michael
Published: (1995)

Study on the receiver of orthogonal frequency division multiple access systems
by: Jian Rong Huang, et al.
Published: (2018)

On the study of the Receiver of Orthogonal Frequency Division Multiple Access Uplinks
by: Te Yi Liu, et al.
Published: (2016)

Cannot write session to /tmp/vufind_sessions/sess_llqc7vab00m2u3844oq9p7l8fk