Implementation of Redundant CORDIC Processor with Efficent Variable Scale Factor Compensation
碩士 === 國立交通大學 === 電子研究所 === 83 === CORDIC演算法為許多基本數學運算提供了快速的計算方式。在本篇論 中 ,我們提出了以on-line 的方式與座標及角度運算同步計算比例因數 scaling factor )分解的 Radix-2 Redundant CORDIC 架構以解決此顐 狾]數數必須保持為常數的困擾。比例因數的分解乃藉由計算指數函數漱 隤k求得的,將比例因數分解成Σln(l+s*2^(-i))(rad...
Main Authors: | Jurcy Hwang, 黃焯熙 |
---|---|
Other Authors: | Sau-Gee Chen |
Format: | Others |
Language: | zh-TW |
Published: |
1995
|
Online Access: | http://ndltd.ncl.edu.tw/handle/56840721823982786273 |
Similar Items
-
Implementation of redundant CORDIC processor with efficient variable scale factor compensation
by: Huang, Zhuo-Xi, et al.
Published: (1995) -
Design and Implementation of Redundant On-line CORDIC Processor
by: Chen, Jian-Ying, et al.
Published: (1997) -
Redundant Implementation of Multi-dimensional CORDIC and their Application
by: Chun-Yi, Liu, et al.
Published: (1999) -
FPGA Implementation of Low Power CORDIC Signal Processors
by: Yen-Chang Huang, et al.
Published: (2011) -
Floating-point CORDIC processor design and implementation
by: Wang, Wei Xiang, et al.
Published: (1996)