CMOS/SOI Device Simulation:Accumulation Mode vs.Enhancement Mode
碩士 === 國立交通大學 === 電子研究所 === 83 === Silicon on insulator (SOI) technology is a promising candidate for future ULSI as the quality of SOI material continues to improve. Thin (less than 1000A) SOI film thickness which makes fully depleted SOI...
Main Authors: | C.B.Cheng, 鄭召寶 |
---|---|
Other Authors: | S.C.Sun,M.C.Chen |
Format: | Others |
Language: | en_US |
Published: |
1995
|
Online Access: | http://ndltd.ncl.edu.tw/handle/84418223502980781303 |
Similar Items
-
ESD ROBUSTNESS OF CMOS DEVICES IN SOI SALICIDE CMOS TECHNOLOGY
by: Kei-Kang Hung, et al.
Published: (2001) -
Modeling of Silicon-on-Insulator (SOI) CMOS VLSI Devices
by: Su Ke-Wei, et al.
Published: (1998) -
Modeling of Partially Depleted SOI and Bulk CMOS Device
by: Jia-Chern Su, et al.
Published: (1999) -
Compact Modeling of SOI and Bulk CMOS VLSI Devices
by: Shih-Chia Lin, et al.
Published: (2001) -
Design and Simulation of Mode (De)multiplexers on SOI using Shortcuts to Adiabaticity
by: Tzu-HsuanPan, et al.
Published: (2015)