A study of register renaming in x86 superscalar processor
碩士 === 國立交通大學 === 資訊工程研究所 === 83 === Superscalar processors exploit the concurrent use of multiple functional units by issuing multiple instructions to these functional units. However, they still suffer from two impediments: branch hazards...
Main Authors: | Chang-Chung Liu, 劉昌忠 |
---|---|
Other Authors: | Chung-Ping Chung |
Format: | Others |
Language: | en_US |
Published: |
1995
|
Online Access: | http://ndltd.ncl.edu.tw/handle/22937792556387942271 |
Similar Items
-
Register Renaming in X-86 Compatible, RISC-Core Superscalar Processor
by: Yu, Chih-Hong, et al.
Published: (1997) -
Design of Instruction Queue for X86 Superscalar Processor with on
by: Cheng-Shon Kuo, et al.
Published: (1995) -
Instruction fetcher design for an X86 superscalar processor
by: Yang, Jieh-Nan, et al.
Published: (1997) -
Study of Instruction Fetching and Decoding for X86 Superscalar Processors
by: Cheng, Che-Sheng, et al.
Published: (1996) -
The Design of Architectural Supports for Intel x86 Compatible Superscalar Processor
by: Chang Hung-Hsin, et al.
Published: (1995)