The chip design and implementation of a high speed general purpose learning engine
碩士 === 國立成功大學 === 電機工程研究所 === 83 === According to various kinds of learning algorithms, a high speed general purpose learning engine (chip) is proposed and designed. The chip has the following features. (a) With programmable sigmo...
Main Authors: | Tun-Yu Liao, 廖惇雨 |
---|---|
Other Authors: | Jer Min Jou |
Format: | Others |
Language: | zh-TW |
Published: |
1995
|
Online Access: | http://ndltd.ncl.edu.tw/handle/26846835462496324259 |
Similar Items
-
Design and Implementation of General Purpose Peripherals of MCU
by: Lian-Ping Yu, et al.
Published: (2002) -
Methods for Trustworthy Design of On-Chip Bus Interconnect for General-Purpose Processors
by: Elson, Jay F.
Published: (2012) -
Design and Implementation of High-Order CMAC Chip with On-Chip Learning Capability
by: Kao, Jen-Hwa, et al.
Published: (1996) -
The Design and Implementation of General-Purpose Graphic Processing Unit
by: Chen, Yu Cheng, et al.
Published: (2016) -
Chip design and implementation for high speed multiplier based on read only algorithm
by: Yang, Bo Hui, et al.
Published: (1995)