An implementation of a trellis coded 8-PSK system using DSP56002 digital signal processor

An implementation of a trellis coded 8-PSK system using DSP56002 digital signal processor

碩士 === 大同工學院 === 電機工程研究所 === 82 ===

Bibliographic Details
Main Author:	賴南宏
Other Authors:	Hong, Da Xiong
Format:	Others
Language:	zh-TW
Published:	1994
Online Access:	http://ndltd.ncl.edu.tw/handle/20233218573377978823

Similar Items

Noncoherent Detection for Trellis Coded 8PSK with a Delay Processor
by: Hao-ren Wang, et al.
Published: (2009)

Ogg Vorbis decoder for Motorola DSP56002
by: Barsk, Niklas
Published: (2004)

A Four-State Trellis-Coded 8-PSK Modulation Computer Simulation
by: Kopp, Brian
Published: (1988)

Space-Time Trellis Coded 8PSK Schemes for Rapid Rayleigh Fading Channels
by: Salam A. Zummo, et al.
Published: (2002-05-01)

M-PSK Cooperative Trellis Codes for Coordinate Interleaved Coded Cooperation
by: Oruç Özgür, et al.
Published: (2009-01-01)

M-PSK Cooperative Trellis Codes for Coordinate Interleaved Coded Cooperation
by: &#214;zg&#252;r Oru&#231;, et al.
Published: (2009-01-01)

Super-Trellis Decoding for Trellis Codes with A Delay/Convolutional Processor
by: Chun-Yu Lu, et al.
Published: (2003)

A Synthesizable VHDL Model of the Serial Communication Interface and Synchronous Serial Interface of Motorola DSP56002
by: Mattam, Swaroop
Published: (2006)

dspIP : a TCP/IP implementation for a Digital Signal Processor
by: Tourish, John Patrick
Published: (2013)

research of the realization of RTDS by Digital Signal Processor (DSP).
by: Yu-Hsiang Tseng, et al.
Published: (2007)

Differential Bit-Interleaved Coded 8PSK
by: Ze-Rong Ciou, et al.
Published: (2013)

Effective DSP Methods of PSK Feedback Timing Synchronization
by: M. Kasal, et al.
Published: (2005-09-01)

A Bit-Labeling Design for Trellis-Shaped Single-Carrier PSK with PAPR Reduction
by: Yuuki Nishino, et al.
Published: (2011-01-01)

Circuit Design of Suboptimal Decoders for Trellis Codes with a Convolutional Processor
by: Chuen-Young Shieh, et al.
Published: (2000)

A Spectrally Efficient Communication System: A 16-PSK Trellis Coded Modulation System Utilizing a Quantized Euclidean Decoder
by: Carden, Frank, et al.
Published: (1989)

BIT SYNCHRONIZERS FOR PSK AND THEIR DIGITAL IMPLEMENTATION
by: Holmes, Jack K.
Published: (1983)

Code Generation For Unified RISC/DSP Processors
by: Chih-Jung Wei, et al.
Published: (2004)

DVB-T TX Implementation with DSP Processor
by: Ching-Yuan Wang, et al.
Published: (2006)

A High Performance 8 GHz, 8 PSK Digital Radio
by: Russo, Giuseppe G., et al.
Published: (1979)

Trellis coded modulation applied to orthogonal signals.
by: Stevens, Janet Emerson., et al.
Published: (2012)

Circuit Design of Suboptimal Decoders for Tail Biting Trellis Codes with a Delay Processor
by: YEN-FENG YANG, et al.
Published: (2002)

Partition-based Code Compaction for a VLIW Unified RISC/DSP Processor
by: Hong-jing Chen, et al.
Published: (2008)

THE IMPLEMENTATION OF 8X8 DCT-BASED CODEC BY USING FAST ALGORITHMS ON DIGITAL SIGNAL PROCESSOR
by: Lai Chin-Lun, et al.
Published: (1993)

8PSK Signaling Over Non-Linear Satellite Channels
by: Caballero, Rubén
Published: (1996)

Trellis coded CPFSK.
by: Inceoglu, Zafer.
Published: (2012)

Symmetries of trellis codes
by: Sarvis, James P. (James Patrick)
Published: (2005)

Trellis coded modulation with σ-tree signal constellations
by: Zaidan, Mahdi Yahya
Published: (2007)

CARRIER DISCOVERY FOR DETECTION OF TRELLIS-CODED MODULATED SIGNAL
by: EDUARDO ANTONIO DA SILVA ESTEVES
Published: (1993)

Trellis-Based Informed Coding With Simplex and Hadamard Codes for Digital Watermarking
by: Bo-Lin Chen, et al.
Published: (2011)

Bounds on the Performance of PSK Block Codes
by: Laksman, Efraim
Published: (2010)

Implementation Of Trellis Coded Modulation On SDR Wireless Communication System
by: Liu, Pang Fu, et al.
Published: (2012)

FPGA implementation of trellis decoders for linear block codes
by: S. Scholl, et al.
Published: (2014-11-01)

Design and Implementation for Decoder of Space-Time Trellis Codes
by: Perng-Lin Sung, et al.
Published: (2007)

Turbo Codes with Reciprocal Dual Trellis: Algorithm and Implementation
by: Lin, Chen-Yang, et al.
Published: (2015)

Turbo implementation of high dimensional trellis-coded modulation
by: Wang, Mingjing
Published: (2001)

Implementation of a Multi-functional Digital Power Meter Using a DSP Processor
by: Hao-ping Lian, et al.
Published: (2002)

An automatic approach to implementing DSP algorithms on parallel processors
by: Goddard, Alan John
Published: (1990)

Implementation of MPEG decoder with dual 96002 dsp processors
by: Guan, Jian Hong, et al.
Published: (1995)

The Implementation and Analysis of the CELP Coder with a Dsp Processor
by: Chiu, Ming-Fung, et al.
Published: (1997)

Design and Implementation of Single Issue DSP Processor Core
by: Ravinath, Vinodh
Published: (2007)