Built-In Self-Test Techniques Using Boundary Scan Standard Circuitry
碩士 === 國立清華大學 === 電機工程研究所 === 82 === Built-in self-test (BIST) is a design method which attempts to deal with the inherent complex -ity of testing the VLSI circuits. It requires hardware overhead to incorporate a test pattern generator, an...
Main Authors: | Tsai, Ching Hong, 蔡慶宏 |
---|---|
Other Authors: | Wu, Cheng Wen |
Format: | Others |
Language: | en_US |
Published: |
1994
|
Online Access: | http://ndltd.ncl.edu.tw/handle/45121662402168740549 |
Similar Items
-
Boundary Scan and Build-In Self-Test Circuitry Generation
by: Guo, Fang Diahn, et al.
Published: (1994) -
Optimization of Built-In Self Test Circuitry for the SoC Embedded Cores
by: Kristem, Sravani
Published: (2011) -
Testing and Built-in Self Test Methodology of Partially Scanned MCM Interconnects
by: Huang,Shih-Hsien, et al.
Published: (1995) -
An IDDQ Based Built-in Concurrent Test Techique for Interconnects in a Boundary Scan Environment
by: Kychin Hwang, et al.
Published: (1994) -
Efficient Built-in Self-test Techniques for Memory-Based FFT Processors
by: Chien-Hung Yeh, et al.
Published: (2003)