Analysis and Implementation of High Performance Multiplier/Accumulator

Analysis and Implementation of High Performance Multiplier/Accumulator

碩士 === 國立中央大學 === 資訊及電子工程研究所 === 82 ===

Bibliographic Details
Main Authors:	Chang-Yu Chen, 陳昶佑
Other Authors:	Shyh-Jye Jou
Format:	Others
Language:	en_US
Published:	1994
Online Access:	http://ndltd.ncl.edu.tw/handle/03282703705097659233

Similar Items

High-performance High-radix Montgomery Modular Multiplier
by: Chang-Teng Chiu, et al.
Published: (2013)

High-Performance Reconfigurable Sub-Word Parallel Multiplier-Accumulator Design
by: 林宏光
Published: (2006)

Two-Dimensional Multiply-Accumulator for Classification of Neural Signals
by: Yu-Chieh Chen, et al.
Published: (2018-01-01)

A High-Performance Multiply-Accumulate Unit by Integrating Additions and Accumulations Into Partial Product Reduction Process
by: Che-Wei Tung, et al.
Published: (2020-01-01)

Implementation of High-Performance Brick Cell Array of Array Multiplier
by: Lun-Chang Hsu, et al.
Published: (2019)

A Multiply-And-Accumulate Module Generator
by: Albert Y.-M. Liu, et al.
Published: (2000)

High-Performance Digital Filtering on Truncated Multiply-Accumulate Units in the Residue Number System
by: Pavel Lyakhov, et al.
Published: (2020-01-01)

VLSI Implementations of High-Speed Signed RNS Multipliers
by: Chen, Jian-Da, et al.
Published: (1997)

High-Speed and Low-Power Multiplier-Accumulator Micro-Architecture and Circuit Design
by: Shu-Hsuan Lin, et al.
Published: (2004)

Analysis of Booth’s Multiplier Algorithm vs Array Multiplier Algorithm and their FPGA Implementation
by: Gunturu, Anantha Sri Purnima
Published: (2019)

Design and performance analysis of an asynchronous pipelined multiplier with comparison to synchronous implementation
by: Shawhan, Kirk A.
Published: (2012)

High-performance Dual-field High-radix Montgomery Modular Multiplier
by: Guan-Ying Chen, et al.
Published: (2018)

Dynamic Early Terminating of Multiply-Accumulate Operation for Convolutional Neural Networks
by: Su, Yu-Yi, et al.
Published: (2018)

A Method of Increasing Digital Filter Performance Based on Truncated Multiply-Accumulate Units
by: Pavel Lyakhov, et al.
Published: (2020-12-01)

The design of high speed multipliers and their implementation in differential logic
by: Grist, Darren
Published: (2000)

Design and Analysis of Microwave and Millimeter-Wave Broadband High-Efficiency Frequency Multipliers
by: Guan-Yu Chen, et al.
Published: (2014)

Design And Implementation Of High Speed Complex Multiplier Using Fpga
by: Ali Mohammed Hassan Al-Bermani, et al.
Published: (2008-03-01)

Automatic Generation of Pipelined Multiplier,Multiplication-Accumulators,and Inner-Product Calculators
by: Chia-Hsiung Kuo, et al.
Published: (1999)

Input-Conscious Approximate Multiply-Accumulate (MAC) Unit for Energy-Efficiency
by: Mahmoud Masadeh, et al.
Published: (2019-01-01)

An in-memory computing architecture based on two-dimensional semiconductors for multiply-accumulate operations
by: Yin Wang, et al.
Published: (2021-06-01)

Design and NMOS implementation of parallel pipelined multiplier
by: Chen, Chao-Wu
Published: (1988)

Performance evaluation of high speed compressors for high speed multipliers
by: Nirlakalla Ravi, et al.
Published: (2011-01-01)

Design and Implementation of ALS-QFT/DCFDOB Controller for Flexible Rotor AMB
by: Chen, Chang-Yu, et al.
Published: (2007)

High-speed Multiplier Design Using Multi-Operand Multipliers
by: Nezhad, Mohammad Reza Reshadi, et al.
Published: (2012)

High-performance Low-power Configurable Montgomery Multiplier for RSA Cryptosystems
by: Kai-cheng Chang, et al.
Published: (2010)

High-performance Modular Multiplier Module for RSA Cryptosystems
by: Chia-Hsing Liao, et al.
Published: (2004)

Module Generation of High Performance FPGA-Based Multipliers
by: Ho, Kunming, et al.
Published: (1998)

Design, implementation and performance comparison of multiplier topologies in power-delay space
by: Mansi Jhamb, et al.
Published: (2016-03-01)

Low Voltage Time-Based Matrix Multiplier-and-Accumulator for Neural Computing System
by: Sungjin Hong, et al.
Published: (2020-12-01)

A new design approach of CMOS floating point multiply/accumulate chip
by: YE, YI-HAO, et al.
Published: (1986)

Design and Implementation of Reconfigurable Low-Power Pipelined Booth Multiplier
by: Shish-chang Liang, et al.
Published: (2007)

High-performance High-radix Word-based Montgomery Modular Multipliers
by: Ren-yao Lu, et al.
Published: (2014)

Using Embedded Multipliers FPGAs to implement High-order FIR Filters by TDM Methods
by: Yu-Shiuan Tsau, et al.
Published: (2008)

A study of high speed CMOS floating point multiply/accumulate chip based on redundant binary representation
by: WU, JI-LI, et al.
Published: (1989)

VLSI Implementation of a BPSK Detector Using Modified Booth Multiplier
by: Yen-Liang Chen, et al.
Published: (2010)

Design and Implementation of an Effective Built-In Self-Test Scheme for Parallel Multipliers
by: Chen, Ching-Huan, et al.
Published: (2010)

A High-performance Pipeline Multiplier Design and Its Verilog HDL Generator
by: Shiu-Yu Lin, et al.
Published: (1999)

Design and Analysis Fault-tolerance DCVS Multipliers
by: Chen, Ju Hung, et al.
Published: (1994)

HIGH PERFORMANCE WALLACE TREE MULTIPLIER USING IMPROVED ADDER
by: Meenali Janveja, et al.
Published: (2017-04-01)

Low Power Multiplier with Alternative Bypassing Implementation
by: Guan-Lin Jiang, et al.
Published: (2011)