Synthesis and testing of programmable logic arrays

Synthesis and testing of programmable logic arrays

博士 === 國立交通大學 === 電子研究所 === 82 ===

Bibliographic Details
Main Authors:	Huang, Guo Hao, 黃國豪
Other Authors:	Shen, Wen Ren
Format:	Others
Language:	zh-TW
Published:	1994
Online Access:	http://ndltd.ncl.edu.tw/handle/17579982189337584821

Similar Items

Synthesis of programmable logic arrays
by: Hadjinicolaou, M. G.
Published: (1986)

Logic synthesis for fileld programmable gate array
by: ZHAO, SHI-MING, et al.
Published: (1992)

Logic synthesis for field programmable gate arrays
by: Lu, Aiguo
Published: (1995)

Dynamic Programmable Logic Arrays Considering Optical Proximity Effect
by: Kuo-Huang Hsu, et al.
Published: (2007)

Implementations and Automatic Synthesis of Programmable Logic Array (PLA) ROM
by: CHUN-TO HSU, et al.
Published: (2014)

FACTPLA : functional analysis and the complexity of testing programmable logic array
by: Abbas, Samir I.
Published: (1988)

On-line checking of programmable logic arrays
by: Marcynuk, Donald
Published: (2013)

On-line checking of programmable logic arrays
by: Marcynuk, Donald
Published: (2013)

Improvements to Field-Programmable Gate Array Design Efficiency using Logic Synthesis
by: Ling, Andrew Chaang
Published: (2009)

Improvements to Field-Programmable Gate Array Design Efficiency using Logic Synthesis
by: Ling, Andrew Chaang
Published: (2009)

Design-for-testability and folding of programmable logic arrays
by: 魏凱城
Published: (1996)

Design of multiple-valued programmable logic arrays
by: Ko, Yong Ha
Published: (Dece)

Logic minimization for testable PLA
by: HUANG, GUO-HAO, et al.
Published: (1989)

Low overhead design for programmable logic array with testability
by: Xu, Zheng-Zhong, et al.
Published: (1991)

Fault diagnosis of easily testable programmable logic array
by: TANG, JING-ZHOU, et al.
Published: (1988)

Logic synthesis for programmable devices
by: Pearce, Maureen
Published: (1993)

COMPILATION OF AHPL DESCRIPTIONS WITH COMBINATION LOGIC UNIT TO PATH PROGRAMMABLE LOGIC ARRAYS.
by: Lao, James Verano.
Published: (1984)

Improved logic optimisation for field programmable gate arrays
by: Camus, Dominic Roger
Published: (1999)

Automated ASM-BASED design using programmable logic arrays
by: WANG, RUI-RONG, et al.
Published: (1987)

The Consideration of Optical Proximity Effect for Dynamic Programmable Logic Arrays
by: Ke-Chen Chung, et al.
Published: (2008)

Performance Optimization in Three-Dimensional Programmable Logic Arrays (PLAs)
by: Sunki, Supriya
Published: (2005)

AUTOMATIC COMPILATION OF AHPL DESCRIPTIONS TO PATH PROGRAMMABLE LOGIC ARRAYS.
by: Olson, Timothy Alan.
Published: (1984)

A novel programmable logic array structure with low energy consumption
by: Yuan, Shaohua
Published: (2009)

Multiple-valued programmable logic array minimization by solution space search
by: Wendt, Charles G.
Published: (2014)

Minimization of multiple-valued programmable logic array using simulated annealing.
by: Earle, Robert C.
Published: (2013)

A novel programmable logic array structure with low energy consumption
by: Yuan, Shaohua
Published: (2009)

Low-overhead fault-tolerant logic for field-programmable gate arrays
by: Davis, James
Published: (2015)

A novel programmable logic array structure with low energy consumption
by: Yuan, Shaohua
Published: (2009)

On-Body Edge Computing Through E-Textile Programmable Logic Array
by: Frances Cleary, et al.
Published: (2021-06-01)

Logic Synthesis with High Testability for Cellular Arrays
by: Sarabi, Andisheh
Published: (1994)

The testing of iterative logic array and matrix multiplier
by: CHEN, CUN-MU, et al.
Published: (1988)

A new design of built-in self-testing programmable logic arrays with high fault coverage and low overhead /
by: Treuer, Robert.
Published: (1985)

Application　of　Programmable　Logic　Controller　on　Manufacturing　Processes　and　Database　System
by: CHANG,CHIA-HAO, et al.
Published: (2017)

Orthogonal and Nonorthogonal Expansions for Multi-Level Logic Synthesis for Nearly Linear Functions and their Application to Field Programmable Gate Array Mapping
by: Schafer, Ingo
Published: (1992)

Using the Gate-Diffusion Input Technique for Low Power Programmable Logic Array Design
by: Song-Hong Chiu, et al.
Published: (2013)

Multiple-valued programmable logic array minimization by concurrent multiple and mixed simulated annealing.
by: Yildirim, Cem
Published: (2013)

An array-based z-test method for the analysis of differential expression
by: Shih-hao Huang, et al.
Published: (2012)

Temporal Logic for Programmable Logic Controllers
by: Natalia Olegovna Garanina, et al.
Published: (2020-12-01)

Data path synthesis in field programmable gate arrays
by: 蔡維昌
Published: (1993)

Data Path Synthesis in Field Programmable Gate Arrays
by: Wei-Chang Tsai, et al.