Power-Efficient CMOS On-Chip High Voltage Generator
碩士 === 國立交通大學 === 電子研究所 === 82 === Analog Circuits that can operate in a low supply voltage environment are critical for portable mixed-mode systems. The objective of this research is to investigate a circuits techniques for analog CMOS int...
Main Authors: | Isaac Y. Chen, 陳曜洲 |
---|---|
Other Authors: | Jei-Tsorng Wu |
Format: | Others |
Language: | en_US |
Published: |
1994
|
Online Access: | http://ndltd.ncl.edu.tw/handle/14283459324884808512 |
Similar Items
-
A power-efficient CMOS on-chip high voltage generator
by: Chen, Yue-Zhou, et al. -
Low-power CMOS relaxation oscillator design with an on-chip circuit for combined temperature-compensated reference voltage and current generation
Published: () -
High Speed and Low Voltage CMOS PLA Design
by: YAU-JIA FAN, et al.
Published: (2002) -
Power-Efficient High-Voltage CMOS Gate Drivers and DC-Isolating Circuits for Power Electronics
by: Kuo Ko, et al.
Published: (2012) -
High-Voltage Generator with Multi-Stage Selection in Low-Voltage CMOS Process
by: Yu, Li-Chin, et al.
Published: (2017)