Algorithms for Performance-Directed Layout Compaction
博士 === 國立成功大學 === 電機工程研究所 === 82 === As the requirement of high performance circuit grows ra- pidly, a compaction algorithm is not only expected to reduce the layout area, but also to improve the circuit performance . Conventional compactors first compact...
Main Authors: | Lih-Yang Wang, 王立洋 |
---|---|
Other Authors: | Yen-Tai Lai, Bin-Da Liu |
Format: | Others |
Language: | en_US |
Published: |
1994
|
Online Access: | http://ndltd.ncl.edu.tw/handle/79608449889572581501 |
Similar Items
-
A vertical-integrated system for optimal pla layout gereration
by: Wang, Li-Yang, et al.
Published: (1988) -
45。mask layout compaction
by: XU, MU-YUAN, et al.
Published: (1992) -
ALGORITHM AND ARTIFICIAL INTELLIGENCE APPROACHES ON VLSI LAYOUT COMPACTION DE- SIGN
by: XIAO, PEI-YONG, et al.
Published: (1990) -
Interactive two-dimensional layout compaction
by: CHEN, HAN-JIE, et al.
Published: (1989) -
A graph-based simplex method for performance-driven layout compaction
by: Ting-Chung Chang, et al.
Published: (1993)