An Implementation and Improvement Method of 32-Bit Logarithmic Multiplier and Divider by Four Partitioned Hubrid Roms Look-up Table Strategy
碩士 === 逢甲大學 === 資訊工程研究所 === 82 === The logarithmic number system (LNS) have long been used in arithmetic to simplify the process such as : multiplication, division, square, and square root, etc. The difficult may arise from the accuracy of...
Main Authors: | Hor, Yang Uang, 何永源 |
---|---|
Other Authors: | Lo, Hao Yung |
Format: | Others |
Language: | zh-TW |
Published: |
1994
|
Online Access: | http://ndltd.ncl.edu.tw/handle/63962064746880348090 |
Similar Items
-
An implementation and improvement method of 32-bit logarithmic multiplier and divider by four partitioned hybrid roms look-up table strategy
by: He, Yong Yuan, et al.
Published: (1994) -
Logarithmic adder and subtractor with partitioned ROMs
by: WAN,JIANG-XIANG, et al.
Published: (1991) -
Low-Voltage And Compact 32x32-bit Multipliers
by: Yu Min Yeh, et al.
Published: (2001) -
Design of Microcontroller with Multiplication by Reducing Rom Size of Table Lookup Multiplier
by: Zhao, Zhi-Qing, et al.
Published: (1998) -
An Energy-efficient 32-bit multiplier architecture in 90nm CMOS
by: Mehmood, Nasir
Published: (2006)