A bit-serial asynchronous RSA coding/decoding circuit

A bit-serial asynchronous RSA coding/decoding circuit

碩士 === 國立臺灣大學 === 電機工程研究所 === 81 ===

Bibliographic Details
Main Authors:	YUAN, SHI-YI, 袁世一
Other Authors:	LIN, CHENG-XIANG
Format:	Others
Language:	zh-TW
Published:	1993
Online Access:	http://ndltd.ncl.edu.tw/handle/42772675318552264977

Similar Items

The implementation of a RSA coding/decoding algorithm
by: Hong, Ji Long, et al.
Published: (1994)

Bit-Serial Reed-Solomon Decoders in VLSI
by: Whiting, Douglas Lee
Published: (1985)

Gallium arsenide bit-serial integrated circuits
by: Lam, S. C. K.
Published: (1990)

Bit extraction, hard-core predicates and the bit security of RSA
by: Näslund, Mats
Published: (1998)

Dynamic micropipelined RSA coder/decoder
by: Miao, Ting Wu, et al.
Published: (1995)

The Implement of a 2048-bit RSA Cryptosystem
by: 鄭惟仁
Published: (2002)

On the modification of bit-flipping decoder of LDPC-codes
by: S. S. Gurskiy, et al.
Published: (2021-04-01)

Bit flipping decoding for binary product codes
by: Ntuli, Sibonginkosi
Published: (2015)

A Greedy Spreading Serial Decoding of LT Codes
by: Liang He, et al.
Published: (2019-01-01)

Iterative decoding convergence and termination of serially concatenated codes
by: Maunder, R. G., et al.
Published: (2010)

ANALYSIS OF DECODERS BIT ERROR FOR RIJNDAEL And BCH codes
by: D. M. Bildziuk, et al.
Published: (2019-06-01)

Reinforcement Learning for Bit-Flipping Decoding of Polar Codes
by: Xiumin Wang, et al.
Published: (2021-01-01)

Iterative decoding of multilevel and bit-interleaved coded modulation
by: Tee, Ronald Yee Siong
Published: (2008)

Learning to Decode Polar Codes With One-Bit Quantizer
by: Jian Gao, et al.
Published: (2020-01-01)

Belief Propagation Bit-Flip Decoder for Polar Codes
by: Yongrun Yu, et al.
Published: (2019-01-01)

High-Performance 1024-bits RSA Hardware Design
by: Kai-Wen Cheng, et al.
Published: (2004)

The Implement of a 1536 bits RSA Encryption/Decryption Chip
by: Taoan Chen, et al.
Published: (2001)

Low-complexity iterative decoding for bit-interleaved coded modulation
by: Liu, Jeff Tai-Lin
Published: (2009)

Bit-by-bit iterative decoding expedites the convergence of Repeat Accumulate decoders
by: Chen, Jinhui, et al.
Published: (2015)

Chip designs for 1024-bit RSA Public-key Cryptosystem
by: Ping-Kun Chiu, et al.
Published: (2000)

Self-Request Single Rail Codes in Asynchronous Circuits
by: Hsueh-Lung Chang, et al.
Published: (2005)

A circuit design of a decoder for the Reed-Solomon code
by: Ding, Yuan Di, et al.
Published: (1995)

The Implementation Architectures of Synchronous and Asynchronous Turbo Decoders
by: Kun-yuan Huang, et al.
Published: (2009)

Improved Bit-Flipping Decoding of Low-Density Parity-Check Codes
by: Shu-wei Zhang, et al.
Published: (2007)

Message Passing Decoding Algorithm of LDPC Codes—Analysis of Adaptively Selecting Bit Nodes
by: Shih-yuan Lin, et al.
Published: (2008)

The Design and Implementation of a 2048-bit RSA Encryption/Decryption Chip
by: Lokar J. Y. Lin, et al.
Published: (2003)

Threshold based multi-bit flipping decoding of binary LDPC codes
by: Masunda, Kennedy Tohwechipi Fudu
Published: (2018)

Improved Multiple Bit-Flipping Fast-SSC Decoding of Polar Codes
by: Xiumin Wang, et al.
Published: (2020-01-01)

Bit-Flip Algorithm for Successive Cancellation List Decoder of Polar Codes
by: Fengyi Cheng, et al.
Published: (2019-01-01)

A Scalable RSA Cryptographic Processor with 32-Bit Modular Multiplier
by: Wen-jie Li, et al.
Published: (2006)

Circuit Design For Viterbi Decoder Of Trellis Code
by: Tien-Hui Chen, et al.
Published: (2001)

The Design of a RSA Encryption/Decryption Circuit
by: Chien-Cheng Chang, et al.
Published: (2000)

A Modified Gradient Descent Bit Flipping Decoding Scheme for LDPC Codes
by: Chuang, Li-Min ., et al.
Published: (2017)

High-Performance and Low-Power 1024-bit RSA Hardware Design
by: Nai-Jen Chang, et al.
Published: (2005)

High-Performance and Low-Power 1024-bit RSA Hardware Design
by: Nai-Jen Chang, et al.
Published: (2005)

Design and Implementation of 1024-bit Systolic RSA Encryption/Decryption Chip
by: Ching-Min Huang, et al.
Published: (2000)

Blind Decoding of Serially Concatenated Space-Time Codes in Frequency-Selective Fading
by: Jian-Jhong Wu, et al.
Published: (2002)

The Design of a 16-bit Asynchronous Multiplier
by: Wu Chun Lung, et al.
Published: (2005)

An Asynchronous JPEG Decoder Designed with Balsa
by: Yu-Shun Cheng, et al.
Published: (2007)

Decoder Design of the Asynchronous 8051 Microcontroller
by: Tuan-Chieh Wang, et al.
Published: (2006)

Cannot write session to /tmp/vufind_sessions/sess_f0vtlqjdfobbs9roq5oohfrdv3