Parallel computation on the reconfigurable bus system
碩士 === 國立臺灣師範大學 === 金融研究所 === 81 ===
Main Authors: | ZHAO, ZI-DE, 趙子德 |
---|---|
Other Authors: | YE, YAO-MING |
Format: | Others |
Language: | zh-TW |
Published: |
1993
|
Online Access: | http://ndltd.ncl.edu.tw/handle/48138047672768670899 |
Similar Items
-
Parallel Algorithms on Directional Processor Arrays with Reconfigurable Bus Systems
by: 郭啟容
Published: (1995) -
Design of Embedded Sensor System with Parallel Reconfigurable Computing Platform
by: Lin,Yu-Min, et al.
Published: (2016) -
Configurational computation:a new algorithm design strategy on processo arrays with reconfigurable bus systems
by: WANG,BING-FENG, et al.
Published: (1991) -
Simulating a Pipelined Reconfigurable Mesh on a Linear Array with a Reconfigurable Pipelined Bus System
by: Gopalan, Mathura
Published: (2006) -
Reconfigurable and Interactive Controlling System of Home Appliances using D-Bus
by: Chien-ming Huang, et al.
Published: (2017)