On loop scheduling for homogeneous VLIW architecture

On loop scheduling for homogeneous VLIW architecture

碩士 === 逢甲大學 === 機械工程研究所 === 80 ===

Bibliographic Details
Main Authors:	YU, JUN-YI, 于駿逸
Other Authors:	YANG, RUI-ZHONG
Format:	Others
Language:	zh-TW
Published:	1992
Online Access:	http://ndltd.ncl.edu.tw/handle/38823237380745837901

Similar Items

A study on hierarchical register file for loop scheduling in VLIW architecture
by: YANG,WEN-XIN, et al.
Published: (1991)

Loop Optimization and Performance Evaluation for a Homogeneous VLIW Computer
by: Huang, Chung Ren, et al.
Published: (1994)

Convergent scheduling : a flexible and extensible scheduling framework for clustered VLIW architectures
by: Puppin, Diego, 1976-
Published: (2014)

Integrated Scheduling For Clustered VLIW Processors
by: Nagpal, Rahul
Published: (2005)

Parallel memory design for a homogeneous VLIW computer
by: GAN, ZONG-ZUO, et al.
Published: (1993)

Automatic formal verification for scheduled VLIW code
by: Feng, Xiushan
Published: (2009)

Automatic formal verification for scheduled VLIW code
by: Feng, Xiushan
Published: (2009)

A study on compilation environment for a homogeneous VLIW computer
by: YUE, PENG-XIANG, et al.
Published: (1993)

Optimizing VLIW architectures for multimedia applications
by: Salamí San Juan, Esther
Published: (2007)

Interrupt Control and Functional Simulation for a Homogeneous VLIW Processor
by: Wu, Son Suan, et al.
Published: (1994)

Optimizing Instruction Scheduling and Register Allocation for Register-File-Connected Clustered VLIW Architectures
by: Haijing Tang, et al.
Published: (2013-01-01)

Instruction Level Scheduling for Low-Power on VLIW DSP
by: 楊偉帆
Published: (2005)

An ILP-Based Scheme for Low Power Scheduling in a VLIW Architecture Operating at Multiple Voltages
by: Ching-Ho Cheng, et al.
Published: (2006)

Optimizing the GCC Suite for a VLIW Architecture
by: Strätling, Adrian
Published: (2004)

Porting the GCC-Backend to a VLIW-Architecture
by: Parthey, Jan
Published: (2004)

Improving multithreading performance for clustered VLIW architectures.
by: Gupta, Manoj
Published: (2013)

Porting the GCC-Backend to a VLIW-Architecture: Portierung des GCC-Backends auf eine VLIW-Architektur
by: Parthey, Jan
Published: (2004)

Optimizing the GCC Suite for a VLIW Architecture: Optimierung der GCC Suite für eine VLIW Architektur
by: Strätling, Adrian
Published: (2004)

A Modulo Scheduling Based C Compiler for VLIW Processors
by: Sien-Keat Ang, et al.
Published: (2003)

Compilers for VLIW DSP Architectures with Distributed and Irregular Designs
by: Yung-Chia Lin, et al.
Published: (2007)

Variable-Length VLIW Encoding & its Decoding Architectures
by: Chia-Hsien Liu, et al.
Published: (2005)

A flexible compilation infrastructure for VLIW and SIMD architectures
by: Maze, David Z. (David Zachary), 1978-
Published: (2014)

Code compaction and parallelization for VLIW/DSP chip architectures
by: Petrov, Tsvetomir P. (Tsvetomir Petrov), 1974-
Published: (2013)

Performance enhancing software loop transformations for embedded VLIW/EPIC processors
by: Akturan, Cagdas, 1973-
Published: (2011)

Predecode Loop Buffer Design for Asynchronous two-way VLIW Processor
by: Chen, Jian-Jhih, et al.
Published: (2010)

Selective Code Duplication for Soft Error Protection on VLIW Architectures
by: Yohan Ko, et al.
Published: (2021-07-01)

A clustered VLIW architecture based on queue register files
by: Fernandes, Marcio Merino
Published: (1998)

Improving ILP with the Vectorized Computing Mechanism in VLIW DSP Architecture
by: Te-Shin Yang, et al.
Published: (2003)

Aggressive Inlining for VLIW
by: A. . Ermolitckii, et al.
Published: (2018-10-01)

Global microcode compaction using priority setting and duplication for VLIW architectures
by: WENG,LI-QI, et al.
Published: (1991)

A Power-aware Code-compression Scheme for RISC/VLIW Architecture
by: Che-wei Lin, et al.
Published: (2010)

Improving instruction set design of embedded microcontroller architecture based on Transport-Triggered Architecture and VLIW
by: Albert Wang, et al.
Published: (2005)

Improving the Fetching Performance of Instruction Stream Buffer for VLIW Architectures with Compressed Instructions
by: Kai-Ming Yang, et al.
Published: (2006)

Adapting a Constraint-Based Compiler Tool to a New VLIW Architecture
by: Kjellin, Martin
Published: (2019)

Explicit Simultaneous Multithreaded Architectures for VLIW DSPs via Dynamic Split-Issue Mechanism
by: Jih-Sheng Wu, et al.
Published: (2005)

Improved Dictionary-based Code-compression Schemes with XOR Reference for RISC/VLIW Architecture
by: Jui-chun Chen, et al.
Published: (2010)

Instruction Set Extension Exploration on VLIW
by: Cheng-Pin Tseng, et al.
Published: (2009)

Watchdog Design and Intergrate into VLIW Processor
by: lai shr shiuan, et al.
Published: (2006)

Adaptable VLIW microprocessor for energy efficiency
by: Giraldo, Juan Sebastian Piedrahita
Published: (2016)

Adaptable VLIW microprocessor for energy efficiency
by: Giraldo, Juan Sebastian Piedrahita
Published: (2016)