CAD automatic design of multiple level NOR gate networks using zero-one-interaction of permissible cubes
碩士 === 中原大學 === 電子工程研究所 === 80 ===
Main Authors: | CHEN, XIU-XIONG, 陳秀雄 |
---|---|
Other Authors: | CHEN, LIANG-JIA |
Format: | Others |
Language: | zh-TW |
Published: |
1992
|
Online Access: | http://ndltd.ncl.edu.tw/handle/73328414596794669563 |
Similar Items
-
Synthesis of multilevel NOR gate logic network for multioutput Boolean functions and its CAD design based on permissible cubes and PCRM graph
by: Lee ,Wei-Chei, et al.
Published: (1995) -
Synthesis of multilevel multioutput NAND gate logic network and its CAD design using permissible cubes and PCRM graph
by: Tu, Hong-Tai, et al.
Published: (1994) -
Synthesis of multilevel multioutput NAND gate logic network and its CAD design using permissible cubes and PCRM graph
by: Twu, Horng-Tay, et al.
Published: (1994) -
The Algorithm and CAD Design of Multiple-level and Multiple- output NAND Gate Network
by: Hao, Shang Lung, et al.
Published: (1993) -
Synthesis and CAD Design of Multiple-Valued and Multiple-level EXOR Gate Logic Networks
by: Yung-Kun Chen, et al.
Published: (1999)