A fast systolic median filter hardware design with effective hardware complexity

A fast systolic median filter hardware design with effective hardware complexity

碩士 === 國立臺灣科技大學 === 工程技術研究所 === 78 ===

Bibliographic Details
Main Author:	蔡孟芬
Other Authors:	SHI, YAN-XIANG
Format:	Others
Language:	zh-TW
Published:	1990
Online Access:	http://ndltd.ncl.edu.tw/handle/69349401597217739551

Similar Items

Hardware design of the median filter based on window structure and batcher′s oddeven sort network
by: SUN Kaimin, et al.
Published: (2013-06-01)

Hardware design of convolution calculation module based on systolic array
by: Wang Chunlin, et al.
Published: (2020-01-01)

HARDWARE IMPLEMENTATIONS FOR SYSTOLIC COMPUTATION OF THE JACOBI SYMBOL
by: VEDANTAM, KIRAN K.
Published: (2006)

An Fast Algorithm and Hardware Design for Analysis and Synthesis Quadrature Mirror Filter Banks on the SBR in DRM
by: Meng-kunLi, et al.
Published: (2013)

A bit level systolic array for median filters
by: LIN, JIE-HE, et al.
Published: (1989)

Hardware/Software Co-design and Implementation of a Temporal-Median-Filter-based Algorithmic Processing System for Background Subtraction
by: Hong-Min Hu, et al.
Published: (2015)

Hardware Implementation of Fast Fourier Transform
by: Hung-Chieh Tsai, et al.
Published: (2005)

Hardware acceleration of 2D convolution using systolic array
by: Wong, Xue Yuan
Published: (2015)

Hardware implementation of digital filters
by: Zoughbi, Saleem G
Published: (1980)

Montgomery Modular Multiplication on Reconfigurable Hardware: Systolic versus Multiplexed Implementation
by: Guilherme Perin, et al.
Published: (2011-01-01)

The Design of Fuzzy Image Filters for Evolvable Hardware Environments
by: Chien-Jung Chen, et al.
Published: (2012)

Hardware Complexity Reduction in Universal Filtered Multicarrier Transmitter Implementation
by: Atif Raza Jafri, et al.
Published: (2017-01-01)

Resource Efficient Hardware Architecture for Fast Computation of Running Max/Min Filters
by: Cesar Torres-Huitzil
Published: (2013-01-01)

Hardware Consolidation Of Systolic Algorithms On A Coarse Grained Runtime Reconfigurable Architecture
by: Biswas, Prasenjit
Published: (2013)

Design Space Exploration for Hardware-Efficient FIR Filter Design
by: Yang, Chuang-Ren, et al.
Published: (2012)

Embedded Hardware Design of a Fast Stereo Vision System
by: Bo-ruei Chen, et al.
Published: (2010)

The Hardware Architecture Design of Trilateral Noise Filter for Color Images
by: Hung-Shou Tai, et al.
Published: (2007)

The Parallelism of Design of Image Filters for Evolvable Hardware Using GPU
by: Chin-Yuan Chiang, et al.
Published: (2013)

A Novel Hardware Systolic Architecture of a Self-Organizing Map Neural Network
by: Khaled Ben Khalifa, et al.
Published: (2019-01-01)

Optimization of Digital Filter Design Using Hardware Accelerated Simulation
by: Liang, Getao
Published: (2007)

A Novel Systolic Parallel Hardware Architecture for the FPGA Acceleration of Feedforward Neural Networks
by: Leandro D. Medus, et al.
Published: (2019-01-01)

Design and Implementation of a Hardware-oriented Online FastICA Algorithm
by: Wang,Jo-Fu, et al.
Published: (2013)

Hardware Implementation for Fast SIFT Keypoint Descriptor
by: Sheng-HungYen, et al.
Published: (2010)

Design and implementation of a hardware unit for complex division
by: Alfredsson, Erik
Published: (2005)

Hardware Consideration for the Filter Bank in the Algorithm of MP3 Decoder
by: Chi-Chih Tsai, et al.
Published: (2006)

LUT-based Bilateral Filter Hardware Implementation
by: HUANG, JHAN-YU, et al.
Published: (2019)

Fast Group Symbol Detection Schemes and Hardware Design for Massive MIMOs
by: Chen, Bo-Sing, et al.
Published: (2017)

Enhanced Algorithm and Hardware Design for Fast Motion Estimation in Video Coding
by: Yen-Jen Lai, et al.
Published: (2005)

Efficient Hardware Implementation Techniques for Digital Filters

Hardware Prototyping and Modelling of Prototype Filter for FBMC
by: Bircan Çalişir, et al.
Published: (2020-01-01)

Hardware Implementation for Haze Removal With Adaptive Filtering
by: Bin Zhang, et al.
Published: (2019-01-01)

A study on hardware architectures for fast fourier transform
by: LIU, ZHAO-YIN, et al.
Published: (1987)

Design and hardware implementation of multiplierless unit element wave digital filters
by: Cardoso, Artur Agostinho dos Santos Capelo
Published: (1987)

Pipeline Gaussian Particle Filter and Hardware Design for Attitude Estimation with UAV
by: Yali Xue, et al.
Published: (2020-01-01)

Design and Hardware Implementation of the Low Voltage Square Root Domain Filters
by: Jenn-Jiun Chen, et al.
Published: (2003)

Hardware Design of an Elliptic Curve Cryptosystem Based on a Fast Keygeneration Algorithm
by: 官裕凱
Published: (2008)

Hardware Implementation of a Digital Anti-aliasing Filter
by: Conell, David
Published: (1989)

Hardware Implementation of a Digital Anti-aliasing Filter
by: Conell, David
Published: (1989)

A novel design technique and hardware implementation of digital filters for high-speed realtime filtering
by: So, J. L.-W.
Published: (1978)

Fast IP Routing Lookups and Dynamic Updates in Hardware
by: Cheng-Chi You, et al.
Published: (2001)

Cannot write session to /tmp/vufind_sessions/sess_0tm7d380mf8iscrgk07tah5iuq