Code scheduler for a long instruction word processor

Code scheduler for a long instruction word processor

碩士 === 國立臺灣大學 === 資訊工程研究所 === 78 ===

Bibliographic Details
Main Author:	朱維明
Other Authors:	LIU,CHANG-YUAN
Format:	Others
Language:	zh-TW
Published:	1990
Online Access:	http://ndltd.ncl.edu.tw/handle/57493398886042440354

Similar Items

Energy-Proportional Processor and Instruction Scheduling
by: Wen Shih Chao, et al.
Published: (2011)

Static instruction scheduling for dynamic issue processors
by: Silvera Muñoz, Raúl E.
Published: (1997)

Code generation for a long instruction word architecture
by: Gray, Susan Margaret
Published: (1991)

Schedule Based Code Generation for ParallelProcessors
by: Nygård, Johan
Published: (2010)

Instruction scheduling in micronet-based asynchronous ILP processors
by: Sotelo-Salazar, Salvador
Published: (2003)

Register allocation and instruction scheduling integrated optimization for superscalar processors
by: Su, Gong Li, et al.
Published: (1994)

Dynamic instruction scheduling and data forwarding in asynchronous superscalar processors
by: Mullins, Robert D.
Published: (2001)

Static instruction scheduling for high performance on energy-efficient processors
by: Tran, Kim-Anh
Published: (2018)

Auto-vectorization for Sub-word Instructions on PAC VLIW DSP Processors
by: Ci-Bang Kuan, et al.
Published: (2007)

Evaluation Of Register Allocation And Instruction Scheduling Methods In Multiple Issue Processors
by: Valluri, Madhavi Gopal
Published: (2011)

Task Partition and Scheduling on Multiple Heterogeneous Application Specific Instruction Set Processors
by: Bo-hong Chen, et al.
Published: (2009)

INSTRUCTION SCHEDULING TO HIDE LOAN/STORE LATENCY IN IRREGULAR ARCHITECTURE EMBEDDED PROCESSORS
by: BHALGAT, ASHISH ZUMBARLAL
Published: (2001)

Scheduling parallel processors
by: Marsh, Joseph Durward
Published: (2008)

Instruction-level Real-time Secure Processor Using an Error Correction Code
by: YOON, S. M., et al.
Published: (2015-08-01)

Processor scheduling for transputer networks
by: Laghari, M. S.
Published: (1993)

Compiler Optimization on Instruction Scheduling for a Specialized Real-Time Floating Point Soft-Core Processor
by: KIRCHHOFF, M., et al.
Published: (2019-08-01)

Affordable kilo-instruction processors
by: Pericàs Gleim, Miquel
Published: (2008)

Adaptive flexible instruction processors
by: Seng, Shay Ping
Published: (2004)

Prefetching for the Kilo-Instruction Processor
by: Bracamonte Nunez, Matherey
Published: (2015)

Design and Implementation of a 256-Bit RISC-V-Based Dynamically Scheduled Very Long Instruction Word on FPGA
by: Nguyen My Qui, et al.
Published: (2020-01-01)

Spill Code Minimization And Buffer And Code Size Aware Instruction Scheduling Techniques
by: Nagarakatte, Santosh G
Published: (2009)

Flow-shop scheduling with flexible processors
by: 孫倩玲
Published: (1992)

Heuristic algorithms for scheduling on parallel processors
by: CHEN, QIAO-XING, et al.
Published: (1992)

Integrated Scheduling For Clustered VLIW Processors
by: Nagpal, Rahul
Published: (2005)

Scheduling on Manycore and Heterogeneous Graphics Processors
by: Tzeng, Stanley
Published: (2014)

Instruction Folding Analysis in Java Processor
by: Tseng, Han-Min, et al.
Published: (1997)

Some Optimization Techniques for Digital Signal Processor Code Generation
by: Cheng, Wei-Kai, et al.
Published: (1998)

Interprocess communication instructions for microcoded processors
by: Jeff, John Robert
Published: (1990)

Optimizing Branch Instruction for ARM Processor
by: Te-Ching Chen, et al.
Published: (2008)

Design and Evaluation of a Single Instruction Processor
by: Mu, Rongzeng
Published: (2003)

Instruction prefetch strategies in a pipelined processor
by: McLellan, Hubert Rae
Published: (2007)

A Study of Efficient Processor Allocation for Scheduling Mixed-Parallel Workflows of Moldable Tasks
by: Wu, Wei-Ya, et al.
Published: (2014)

Scheduling of reentrant flow shop with multiple processors
by: Sung-Da Yung, et al.
Published: (2007)

Scheduling Algorithm: Tasks Scheduling Algorithm for Multiple Processors with Dynamic Reassignment
by: Pradeep Kumar Yadav, et al.
Published: (2008-01-01)

An investigation into the social and psychological effects of word processors
by: Cox, A. C.
Published: (1984)

Contention-Aware Scheduling for SMT Multicore Processors
by: Feliu Pérez, Josué
Published: (2017)

HARDWARE SCHEDULING STRATEGIES FOR SYSTEMS WITH MANY PROCESSORS
by: Bain, William Lamar, Jr.
Published: (2007)

Deterministic Scheduling Of Parallel Discrete And Batch Processors
by: Venkataramana, M
Published: (2009)

NUMA-aware Scheduler for Asymmetric Multicore Processors
by: Chang, Ya-Ting, et al.
Published: (2012)

Temperature-Aware Task Scheduling on SMT Processors
by: Jhong-Yi Ciou, et al.
Published: (2008)